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CHAPTER I  
 
This chapter consists of three main sections: introduction, research objective and 
dissertation organization. Section 1.1 provides an introduction to implantable medical 
electronics and the various options that exist to power active medical impl nts. Section 
1.2 states the objective of the research and section 1.3 discusses the dissertation 
organization. 
1.1 Introduction 
Implantable medical devices over the past six decades have evolved in solving a host of 
medical issues e.g. pacemakers and internal cardiac defibrillators in regulating heartbeat, 
cochlear implants in aiding hearing among the severely deaf patients, subcutaneous drug 
delivery etc. Medical implants can be classified into two main ctegories: a) Passive 
implants and b) Active implants. Passive implants are devices that do not require electric 
power to perform their function. Some common examples of  passive implants include 
structures liked rods , screws etc. made out of bio compatible material like titanium , 
silicone that are used to support a damaged bone/tissue. Active implants on the other 
hand require electric power to be operational. One of the promising areas of research 
using the active implants is the brain machine interface system. By monitoring the raw 
neurological signals and post processing it in the electronics domain a host of motor
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 commands of the human body like arm reaching , grasping and mobility can be 
reproduced [1]. This electric power required for the implants can be delivered using 
batteries, transcutaneous energy transmission and energy harvesting from the 
environment. While traditionally batteries have been used to power these implants, they 
have the disadvantage of having to be replaced frequently. This poses a ri k of frequent 
surgery for the patient user. In addition, wires are currently being used for 
communication between the BMI and the host system. These wires provide a tethering 
force to the neural interface and can cause tissue damage, restrict movement and in 
general limit results. A more attractive solution for medical implants is the use of 
wireless power and communication. Recent advances in wafer packaging technologies 
and advanced VLSI processes together offer the possibility of a system on chip (SOC) 
solution for active implants using energy harvesting. Active implants powered using 
wireless power are able to last for decades without replacement and also minimize tissue 
heating. 
The three main approaches for wireless power implementation are: 1) lectrostatic 
coupling, 2) inductive coupling, 3) RF or electromagnetic waves [2, 3]. In an inductively 
coupled system, a power amplifier coupled to an external controller drives the primary 
coil in the RF transmitter. An implanted coil on the secondary side rec ives this power 
and rectifies it to supply adequate DC voltage to the implant. Power transfer in an 
inductive link depends on the following [4]: 
1. Ratio of secondary  to primary voltage 




Figure 1.1 shows the simplified two port schematic of the inductive link model. RP, CP 
and LP represent the resistance, capacitance and inductance of the primary and RS, CS and 
LS represent the resistance, capacitance and inductance of the secondary side. The mutual 
inductance between the primary and the secondary can be expressed as M=KLPLS , 
where K is defined as the coupling coefficient. Both the primary and secondary are tuned 
at the same resonant frequency which can be expressed as:  
 ωo=
1LPCP = 1LSCS (1.1) 


























. Taking a derivative of equation (1.2) , we find that the 
maxim value of Vout
Vin















Figure 1.1 Simplified model of the inductive link 
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Equation (1.2) reveals that the response of the inductive link is analogous to a narrow 
band pass filter. The bandwidth of this transfer function at critical coupling frequencies 





The coupling coefficient ‘K’ depends on the mutual inductance ‘M’ and the Q’s of the 
components used in the coil. The coils used in the inductive links are often implemented 
as off chip components which give them a very high Q and because they are separated by 
a layer of skin which is a few centimeters thick , the value of the overall coupling 
coefficient is small. Since coupling depends on proper coil orientat o , precise placement 
of these structures within the human body will be difficult. Also the high Q value results 
in a low bandwidth for communication purposes. One may think of increasing the value 
of LS and LP to raise the value of M. This can be achieved by using a multiturn coil and 
maintaining the number of turns in the secondary higher than the primary to get a high 
Vout. Multiple turn external coils could  be a possibility were it not f r coupling 
inefficiency due to the large ratio between the area of the external primary coil (10’s of 
cm2) and the sensor coil (100’s of µm2).  Increasing the number of turns causes the series 
resistance of both the primary and secondary windings to go up and these results in poor 
efficiency. Efficiency of the above two port model can be expressed as:  
 η=
ωM2/RS+RL
RP+ωM2/RS+RL RLRS+RL (1.5) 
The communication data rate in inductive coupling is decided by the choice of the carrier 
frequency. A lower carrier frequency results in reduced power loss but the size of the 
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antenna and the passive LC components required to implement increases dramatically. 
Even for the highest frequency of commercial mutual inductance systems (13.56 MHz for 
those with RFID passive tags), 5 MHz bandwidth represents a system bandwidth 
requirement of 37%.This is simply too wide for a neural interface design and one might 
consider TDMA or CDMA for such high bandwidth at the expense of on chip processing 
cost in both area and power [5, 6].  Moving to a higher carrier frequency results in an 
opportunity for a higher data rate for communication together with the ben fit of smaller 
sized passives, but comes at a cost of increased transmission power loss in the tissue. 
These losses may result in unsafe heating of the tissue. Nevertheless inductive coupling 
has been applied for medical application such as retinal prostheses, muscular stimulation 
and cochlear implants [7, 8]. Detailed studies using this approach indicate th t the  
antenna coils are several centimeters in dimension [9, 10]. Successful results in power 
and data transmission have also been obtained by using a much smaller dimension [11, 
12]. From the discussion and studies mentioned above we can conclude that inductive 
links are suitable for short range communication from one or few devices. The restricted 
volume, communication bandwidth, and depth of implant for the micro neural interface 
sensor (MNI) and micro neural interface stimulator (MNS) pair, render mutual coupling 
impractical.  
Electromagnetic waves at RF frequency offers the opportunity to power and 
communicate with large number of implanted devices providing a number of control 
signals in a highly robust and stable interface. Electromagnetic radiation from the antenna 
can be classified based on their intensity into two main categories [13]: a)  Near field and 
b) far field. The term near field usually refers to distances within one wavelength from 
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the antenna. Electromagnetic waves from the antenna consist of time varying ‘E’ and ‘H’ 
fields that propagate in free space or the medium exposed. In the near field region these 
waves act as field lines (inductive and capacitive) that begin and terminate on the 
antenna. The far field region is usually referred to regions of tw  wavelengths and above 
from then antenna to infinity. In tissue at 1 to 2.5 GHz these one wavelength translate to 
8.5 to 3.5 cm in tissue.  Beyond this region, the amount of reactive power is less and the 
only available power is the RF, normal perpendicular to the direction of propagation. The 




 from propagation and can be expressed as [13]: 
 Pr=PtGtGr  λ
4πr
2 (1.6) 
Where Pr , Pt are the power densities at the transmit and receive end of  the antennas with 
gains Gt and Gr. The distance r must be greater than the wavelength  of the medium. 
Thus the far field RF radiation offers an opportunity to supply energy to a load at 
distances greater than the wavelength of the source. 
Authors Sun Mingui et al. in [14], Ibrahim et al. in [15] and Kennedy in [16] have 
carried out  2D and 3D simulations on the brain machine interface syst m to report the 
power absorption and temperature changes of the brain tissue. The authors report an 
average value of the safe limit of incident power to be 3mW before a ris  of 1ºC in tissue 
temperature. The 3D simulations were made using finite-differenc time-domain (FDTD) 
method [17], a full-wave electromagnetic simulation technique. A preliminary simulation 
was done by Dr.Ibrahim’s group using a half-wavelength (6.2 cm at 2.45 GHz) monopole 
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antenna mounted approximately 7 mm above the head to excite the BMI chip(s).  Based 
on these simulation results and the results reported in [15] , maximum power levels of up 
to 3mW for a single chip and 1.25mW for a eight chip configuration can be tolerated 
before a 1ºC increase in tissue temperature. The maximum average specific absorption 
rate (SAR) allowed by the FCC commissions is 1.6 W/kg in 1 gram of tissue [18, 19]. 
Authors Xu and Meng have reported a detailed study on the effects of  specific 
absorption rate(SAR) of an ingestible wireless device taking into account the variations 
of conductivity and permittivity of the human body tissue[20]. The authors have reported 
acceptable SAR levels of 0.89W/Kg for an input power level of 25mW at 430MHz. Xu 
and Meng  results demonstrate that the deeper an implantable deviceis ins rted into the 
human  head and as distances between transmit and receive antennas grow; less signal is 
received by the implant. Furthermore, the SAR distributions illustrate greatest 
electromagnetic power absorption in close proximity to the transmit antenna. The 3D 
FDTD studies demonstrate that RF power and VLSI technology together give us the 
opportunity to develop circuitry that can harvest useful power from a far field source and 
be operational to perform a variety of functions for the brain machine interface. 
1.2 Research Objective 
Figure 1.2 shows the block diagram of the entire RFID sensor sytem. The entire system 
is capable of harvesting power, amplifying, and recording, digitizing and transmitting 
data in real time. The RFID system consists of band pass amplifier, 8 bit ADC, reference 
chains, PLL, FIFO memory, controller and the power harvesting front end.  The entire 
system is designed to dissipate less than 100µW of power with the electronics consuming 
less than 40µW. The objective of this research work is to demonstrate a working solution  
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in silicon for a power harvesting front end comprising the antenna matching network, RF-
DC converter, voltage reference, linear drop out regulator and the demodulator. The 
power harvesting front end blocks are shown in grey color in Figure 1.2. The design of 
the antenna is beyond the scope of this work and will not be discussed. The impedance of 
the antenna was assumed to be 50 ohms with the expected variation to be i he range of 
40-74 ohms.  
The system design parameters and the expected output characteristics of the front end are 
shown in Table 1.1. 
Table 1.1 Specification of the power harvesting front end 
Specification Value 
Input power  Min: -3dBm 
Max : 0 dBm 
Output voltage Min: 680mV 
Max: 720mV 
Output power 50 µW 
Efficiency 10 – 15 % 
 
 
1.3 Dissertation Organization 
The dissertation has 6 chapters including the present chapter. Chapter II discusses the 
matching network together with the RF-DC converter. The properties of the schottky 
 
Figure 1.2 Block diagram of the front end system 
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diode based rectifier and the analysis of the input impedance of the RF-DC converter is 
also presented. 
Chapter III discusses the OTA as a key block in the front end. Various ways of 
compensating the op-amp and their analyses shall be discussed. Emphasis is laid on the 
indirect compensation method. 
Chapter IV discusses the Voltage reference, LDO, global bias generator and the 
demodulator as the blocks comprising the RF- Front end system. 
Chapter V introduces the VEE squared control DC- DC converter and the various high 
temperature blocks in building the DC-DC controller system.( This work is not a part of 
the micro-neural interface system described in chapters I-IV). 
Chapter VI provides the measurement and test results for the RF-Front end along with 





This chapter is divided into six sub-sections. Section 2.1 describes the need for a 
matching network and the different matching network options available. Section 2.2 
provides a survey of the various architectures found in literature for implementing the 
RF-DC converter followed by section 2.3, which describes the choices available for 
implementing the switch in the RF-DC converter. A comparison between the schottky 
diode and MOS diode is provided. Section 2.4 describes the procedure to develop an 
expression for DC voltage at the output of the RF-DC converter. The be avior of the 
schottky diode under forward and reverse bias and the difference betw en he schottky 
diode and a regular p-n junction diode is explained in section 2.5. Section 2.6 details the 
procedure to calculate the real and imaginary parts of the input im edance of the RF-DC 
converter along with the matching network and preliminary simulations. 
2.1 Matching Network 
 
Figure 2.1 Network representing the maximum power transfer theorem 
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A matching network is designed to maximize the power transfer between the antenna and 
the RF-DC converter. Figure 2.1 represents a two port network that illustrates the 
maximum power transfer theorem [21]. VS represents the peak value of the signal 
amplitude at the antenna, ZS is the antenna impedance with RS, XS being the real and 
imaginary parts respectively and Zin represents the input impedance of the rectifier, with 
Rin, Xin being the real and imaginary parts of the input impedance. The available DC 






By differentiating equation (2.1)  and equating it to zero, the conditi s for maximum 
power transfer between the antenna and the rectifier can be summarized as follows:
1. Rin should be equal to Rs. 
2. Xin and Xs should cancel each other at the desired operating frequency ω0.  
Based on the above criteria, the maximum obtained voltage amplitude at th input of the 
rectifier is equal to Vin/2 and the maximum efficiency obtained is 50%. Table 2.1 
summarizes the voltage levels at the input of the rectifier for di ferent values of the real 
part of the input impedance. 
Table 2.1 Summary of antenna and rectifier impedance combinatio s 












The input impedance of the RF-DC converter (including both real and imaginary parts) is 
usually higher than the antenna impedance by a factor of five [22, 23]. If the RF-DC 
converter is connected directly to the antenna, this would result in a h gher voltage at the 
input of the rectifier as highlighted by case (iii), but the power transfer efficiency will be 
quite low. In order to achieve both a high voltage and maximum power transfer, a 
matching network that transforms the low value of the antenna impedanc  to a higher 
value is required. The three methods to implement the matching networks are [22] : 
1. Transformer matching 
2. Series LC matching  
3. Shunt LC matching 
Transformer based matching network can be used when the antenna is differential in 
nature (e.g. like a quarter wave dipole) and the rectifier architecture is full wave 
producing both positive and negative rectified voltages. In order to get a high voltage at 
the input of the rectifier, the ratio between the primary and secondary needs to be high. 
This requirement translates into the inductor sizes being too large for on chip operation 
and hence makes this choice infeasible. 
2.1.1    Shunt Matching 
 
Figure 2.2 Network representing a shunt LC match 
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Figure 2.2 represents a two-port network with shunt LC matching network. The shunt 
inductor tunes the equivalent shunt capacitance including the parasitics t the desired 
operating frequency as per the equation (2.2) 
 ω0=
1LmatchCmatch (2.2) 
Since no series element is present, a boost in voltage and impedance transformation does 
not occur [23]. The antenna and the rectifier have to be designed in concert to match the 
real parts of the impedance .The maximum available or peak voltage a  th  input of the 
rectifier is VS/2 for any given input power. The peak voltage at the input of the antenna 
for a power level  Pin and antenna impedance  RS  is given as [23]: 
 VS  = 2PinRS (2.3) 
From equation (2.3), VS is directly proportional to Pin and RS. Shunt matching is good 
candidate when the combination of available input power and antenna impedance 
translates to a voltage large enough to turn on the rectifying devices in the RF-DC 
converter. This however is not the case for an implantable device in the human body, 
where the incident power levels may be lower than -3dBm. A series matching network 
solves this problem by providing a boost in voltage at the input of the rectifier. 
2.1.2    Series Matching 
 
Figure 2.3 Network representing a series LC match 
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Figure 2.3 represents a network with series LC match. The real part of the rectifier 
impedance Rin is assumed to be greater than the antenna impedance RS. The LC network 
converts Rin to a much lower resistance RS’ at node A. From the view point of the source 
VS, a higher current flows into node A and this is impressed on Rin to get a voltage boost 
of Q. Figure 2.4 illustrates this phenomenon. 
 
Figure 2.4 Illustration of Q boost in series match 
The parallel combination of  Rin and Cmatch can be transformed into a series equivalent 












This newly formed RC network is now in series with Lmatch and the total impedance 
looking at node A can be expressed as:  
 RS
'= Rin_S+j Lmatch- 1Cmatch_S (2.5) 
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RS’ is purely real when Lmatch= 1 !Cmatch_S and is equal to Rin_S. Substituting this 
condition in equation (2.4) for maximum power transfer,R#$ should be equal to Rin_S, or 




Equation (2.6) suggests that once the antenna resistance and the input resistance of the 
RF-DC converter are determined, the network transformation ratio is automatically fixed. 










2.2  Literature Review of the RF –DC converter 
The RF-DC converter is the critical circuit in the power harvesting front end that 
produces the rectified DC voltage. A literature review of the existing RF-DC 
architectures for implementing this circuit block reveals that e behavior of the RF-DC 
converter is similar to the behavior of the charge pump and/or the voltage multiplier 
circuits. One of the very famous and widely used architectures for the voltage multiplier 
circuits is the Dickson charge pump [24]. The Dickson architecture uses a signal from a 
low impedance source and two out of phase non-overlapping clocks to generate an output 
voltage that is a multiple of the input voltage. This architecture is infeasible in the RFIDS 
(RFID sensor system) because of the absence of a readily ava able clocking signal and 
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power supply. Nevertheless, the results provided by the Dickson charge pump prove 
useful in the study of the RF-DC converter. The RF-DC architectur s found in literature 
can be broadly classified as:  
1. Full wave rectifiers   
2. Half wave rectifiers 
In the half wave rectifier architecture, the switch does not conduct during the negative 
half cycle allowing the load to be discharged over one entire period. The full wave 
rectifier architecture conducts during both the positive and negative cycl s of the input 
and hence the magnitude of the ripple is lower for the same value of th load capacitor as 
compared to the half wave architecture. Authors Curty et al.  have used the full wave 
architecture to implement the RF-DC converter in [25]. The switch was implemented as a 
diode connected MOS device in a 0.5µm peregrine SOI process. Authors Mandal and 
Sarpeshkar have used the full waver rectifier design by using self-driven MOS transistors 
as switches to implement the RF-DC converter [26]. Three stages were cascaded to 
obtain the required DC voltage. The work done by authors  Shameli et al. in [27] and 
Barnett et al. in [23]   use the half wave rectifier design with MOS diode and series 
matching , Schottky diode and shunt matching respectively. Though the full wave 
architecture offers the advantage of lower ripple and the feasibility to generate bipolar 
rectified supplies, it increases the amount of losses per stage and the required area for 
implementation. The desired ripple ratio can be met by using a cap citor of moderate size 
and post regulation of the raw developed voltage. In this work, we choose t  implement 
the RF-DC converter as a half wave rectifier. Table 2.2 provides a summary of the 
various architectures surveyed for implementing the RF-DC converter. 
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2.3 RF-DC Converter 
 
Figure 2.5  Block diagram of the power harvesting front end 
Figure 2.5 shows the schematic of the RF-DC converter with the LC matching network 
and the equivalent circuit seen by the matching network. For proper RFIDS operati n, the 
RF-DC converter needs to generate 30 to 40uW of power at DC voltages of 650 to 
700mV for the analog section, 370 to 400mV for the digital circuits to power the signal 
conditioning and logic circuitry, and 900mV to power the voltage referenc . The RF to 
DC circuit topology is primarily dictated by three factors: 1) power requirements, 2) 
available power and 3) rectifying switch types, i.e. Schottky diode or CMOS switch. 
Voltage levels must be sufficient to turn on the rectifying switch. The Q of the matching 
network and the minimum value of the unregulated voltage required to power up the 
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circuits are governed by circuit architecture, topology and the choice of VLSI process. 
For this work we chose the IBM 180nm RF CMOS process. The choice of a minimum of 
0.9V for the voltage reference architecture arises because of the parasitic bipolar 
transistor and two PMOS transistors in series, forming the reference core. While, the use 
of Schottky diodes or diode connected MOS diodes for the reference core would reduce 
the supply voltage, they fail to achieve the desired accuracy. From a circuit design 
perspective, efficient energy harvesting depends on: available input power, impedance of 
the antenna, and input impedance of the RF-DC converter. Using fewer stag s in the RF-
DC converter to get the rectified DC- voltage and minimize the RF-DC losses requires 
the use of higher voltage at the input of the rectifier, which can be obtained using a 
matching network. The output voltage of the RF-DC converter can be approximated as 
[28]: 
 VO ≈2NVP-VD (2.9) 
where VO is the output voltage of the RF-DC converter, N is the number of stages, VP is 
the peak voltage at the input of the rectifier and VD is the drop across the switch. Based 
on equation (2.9), in order to get a high DC voltage with a minimum number of stages, 
VP has to be maximized and VD minimized. From equations (2.7), (2.8) and (2.9) we see 
that in order to design a matching network and implement the RF-DC converter, we need 
an accurate estimate of the real (Rin) and imaginary parts (Cin) of the rectifier and VD. Rin, 
Cin and VD are governed by the choice of the switch that is used in the RF-DC converter. 
The possible candidates for implementing the switch in the half waverectifier based RF-
DC converter are: (1) N Schottky diode (2) P Schottky diode and (3) MOS diode. Three 
factors influence the choice of Schottky diodes over a MOS diode: the MOS threshold 
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voltage, the available switching voltage and switch current density per sheet capacitance, 
the figure of merit being A/fF. The current density for a Schottky diode and MOS 
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Equation (2.12) and (2.13) reveal that a higher fT for a diode and MOSFET is obtained 
when the diode has as higher current density for the same overdrive voltage. Figure 2.6(a) 
and (b) show the plot of the current and fT respectively versus the input voltage of a 
schottky diode for areas ranging from 1µm2 up to 25 µm2. Figure 2.7(a) and (b) show the 
plot of ID and fT of an NMOS transistor for lengths ranging from 220nm to 2000nm. 
From these plots, the log –linear range for the schottky and MOS diodes can be 
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Figure 2.7  (a) Plot of ID vs. Vin and (b) fT vs. Vin for MOS diode  
The switches chosen for the RF-DC converter must have a minimum fT greater than 
2.4GHz, as this is the chosen carrier frequency. From Figure 2.6(b) and Figure 2.7 (b) we 
can see that all schottky diodes and MOS devices with a minimum length of 220nm meet 
this criterion around an input voltage of 320mV.The input to the RF-DC converter is a 
large signal sine wave and the current through the switch is a ighly nonlinear pulse. This 
pulse can be approximated as a raised cosine wave shown in Figure 2.8. The maximum 
amplitude of the diode current is greater than the DC load current of the RF-DC converter 
by a factor of 8-10 [23]. 
 
Figure 2.8  Current through the switch  





nVT  (2.14) 
The Taylor series expansion of the current pulse up to five terms is given as:  




As shown in Figure 2.8, the diode conducts only for duration of “t1” during the entire 




Where Vr is the ripple magnitude and VP is the peak voltage at the input of the rectifier. 
Substituting a ripple value of 5mV and VP equal to 0.9V in equation (2.16) we find that 
the conduction angle is less than 20 degrees and is a valid assumption. The relationship 
between t1 and T can be expressed as: 
 t1= KT (2.17) 
Where K is less than one and can be expressed as: 






























Summation of this Fourier series beyond four terms produces an error of less than one 
percent in the final result. This suggests that faithful reproduction of this raised cosine 
pulse wave needs at least four harmonics and the switches must be able to support this. 
From Figure 2.6(a) and (b) we see that the schottky diodes meet thes  criteria while still 
being in the log linear range and achieving the required fT. Even if the DC load current 
increases by a factor of 8, the schottky diodes have the required fT to be operational. A 
wider MOS device can achieve the required current range but fails to achieve the requir d 
fT. We therefore choose the schottky diode as the device for implementing the switch D1 
and D2 in the RF-DC converter. Figure 2.6(a) and (b) also reveal that a diode with lower 
current density and adequate fT is a preferred device for its lower VD. MOS devices 
achieve the required current range and fT but are less efficient. This helps to minimize the 
ID.VD loss in the RF-DC converter and maximize the desired rectified voltage as per 
equation (2.9). Based on this discussion a 5µm X 5µm schottky diode was selected to 
implement the switch in the RF-DC converter. We shall now study the operation of the 
rectifier in detail. 
2.4 Working of the RF-DC converter circuit 
 
Figure 2.9   Schematic of the one stage RF-DC converter and its waveform [28] 
24 
 
Figure 2.9 shows the schematic of a single stage RF-DC converter and the associated 
waveform at the VOUT node. Diodes D1 and D2 are implemented as Schottky diodes in an 
N-well, capacitors CS and CL are implemented as a dual MIM capacitors in an N-well. IDC 
is the total load current drawn by the signal conditioning circuitry, Vin is the input to the 
rectifier obtained from the matching network and VOUT is the unregulated DC voltage. 
We assume that the two diodes D1 and D2 are ideal (i.e. zero voltage drop) and IDC is 
equal to zero. We start with the assumption that Vin goes below zero to begin with and 
the initial condition on VOUT is zero. For 0<t <t1 , D2 is reverse biased and D1 turns on 
disconnecting node X from VOUT and thus VOUT = 0V in this period. Beyond t1, Vin 
continues to rise up to VP at t = t2. During this time, i.e. t1<t<t2 diode D1 shuts off and D2 
is turned on. Node X follows Vin, until D2 is turned on and beyond that point; the circuit 












At  t* t2 , VOUT = VX = VP and the voltage across C1 is zero. Beyond t2, Vin continues to 
fall and D2 shuts off thus disconnecting VOUT and VX. To maintain the voltage across C1
equal to zero, VX follows Vin up to t3. At t3, VX = 0. Beyond t3, D1 turns on and D2 is off 
while VX is held at zero up to t4. As Vin continues to rise beyond t4, Vx follows Vin as 
both D1 and D2 are off. Vx changes by the same amount as Vin but with reference to zero. 
At t5, D2 is on and the capacitive divider network between CS and CL is formed again and 
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a change of VP at the input is reflected as change of 
VP
2
  at the output. This is added to the 
previously stored value of VP and the new value of the output is 
3VP
2
. The change in output 
is equal to half the change in input for every subsequent cycle and the final value of the 
output can be written as [28]: 
 













Equation (2.22) can be modified to include the diode drop VD and the presence of the 
current source IDC which is modeled as a resistor RL as follows, 
 VOUT=2(VP-VD) (2.23) 
 
Figure 2.10  Waveform at the output of the rectifier with diode rop and RL 
Figure 2.10 shows the waveform at the output of the rectifier in the presence of load 
resistor RL. The drop in voltage is a result of load capacitor being discharged through the 
load resistor in every half cycle. This behavior is characteristic of a first order RC circuit 




VOUT ≈ VP-VDe -tRL.CL 










The first term in equation (2.24)  represents the initial condition on the load capacitor CL 
and the second term represents the amount of ripple on CL. The ripple amplitude can be 











Substituting IL=60µA and fIN=2.45GHz and a target ripple voltage of 5mV, we find CL to 
be greater than 2pF. The Final value of CL was chosen to be 24pF in the final RF-DC 
design to keep the ripple amplitude even smaller and prevent the dropout of the voltage 
due to short signal loss. 
2.5 Schottky diode behavior 
This section describes the behavior of the schottky diode and the physics that governs 
their behavior. A schottky diode is rectifying junction formed between a metal and a 
doped semiconductor material. Depending on the type of the semiconductor material 





Figure 2.11 Layout of a N type Schottky diode  
Figure 2.11 shows the cross section of an N type schottky diode with “A” representing 
the anode and “C” representing the cathode. The contact from the metal to the substrate is 
made through the active layer without the implant (i.e. the select layer)[30].  
 
(a) Before contact (b) After contact 
Figure 2.12 Band diagram of the metal and semiconductor [31] 
Figure 2.12 shows the energy band diagram of the metal and semiconductor. In the above 
figure m is the work function of the metal, s is the work function of the doped 
semiconductor and Χ is the electron affinity. EF, EC and EV represent the Fermi level, 
conduction band level and valence band level in the semiconductor. Figure2.12(a) shows 
the band diagram before the metal and semiconductor are brought in contact. The fermi 
level of the doped semiconductor is slightly higher than the metal. When the metal and 
semiconductor are brought in contact and thermal equilibrium is reached, the fermi levels 
of both the semiconductor and the metal are equal. Thermal equilibrium is reached by the 
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flow of electrons form the metal into the semiconductor. The potential barrier seen by 
these electrons moving from the metal to the semiconductor can be expressed as [31]: 
 Bn=n-χ (2.26) 
Similarly, the electrons in the semiconductor conduction band try to move to the metal 
and the barrier seen by them can be expressed as[31]:  
 Vbi=Bn-n (2.27) 
A schottky diode is considered forward biased when the metal is biased positive with 
respect to the semiconductor. In this case, the built in potential Vbi reduces and the 
schottky barrierBn remains constant. The reduction in barrier height causes a majority of 
the electrons from the semiconductor to move into the metal. This phenomenon is seen as 
a forward bias current ‘J’ from the metal to the semiconductor in the external circuit and 
has an exponential relationship with the forward applied voltage Va. The schottky diode 
is said to be reverse biased when the semiconductor is biased positive with respect to the 
metal. The diode exhibits a reverse biased capacitance like an ide l p-n junction whose 
magnitude can be expressed as [31]: 
 C'* 8 eεsNd2Vbi>VR?
12
 (2.28) 
Where C’ is the capacitance per unit area, e is the charge of the electron 	
 is the 
permittivity of free space , Nd is the concentration of  the donor atoms, Vbi is the built in 
potential of the schottky metal junction and VR is the applied reverse voltage. The current 
equation for a schottky diode can be expressed as[31]:  
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 J=JST 8exp eVa
KT
 -1? (2.29) 
This equation resembles the equation of the p-n junction diode where J is the current 
flowing through the diode, JST is the reverse saturation current density, K is the 
Boltzmann’s constant, T is the temperature in Kelvin, e is the charge of the electron and 







Where A* is called the Richardson constant. This value depends upon the type of metal 
used to interface with the semiconductor. The reverse saturation current density for a 








Eq (2.30) and (2.31) were developed based on two fundamental differences in th  current 
flow mechanisms in the diode. Equation (2.30) was developed based on the thermionic 
emission of majority carriers in the schottky diode while (2.31) was developed based on 
the diffusion of minority charge carriers in the p-n junction diode. Typical numbers for 
the Richardson constant, T, Bn, Dn, npo, Dp ,pno, Ln and Lp reveal that the reverse 
saturation current density Jst for a schottky diode is larger than Js by a factor of 106 [31]. 
This causes the schottky diodes to a have a lower Va for a given current as per equation 
(2.29).  
In a conventional p-n junction under forward bias, the electrons from the n type material 
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try to move to the p side and the holes from the p- type material move to the n side. As 
these minority carries cross the p-n junction, a capacitance is formed between the p-side 
electrons and n-side holes. This capacitance is the diffusion capacitance or the stored 
charge capacitance in the diode. This charge must be removed before th  forward biased 
diode can be turned off. Since majority carriers cause the current flow in a schottky 
diode, there is no stored charge to be removed to turn off the schottky dide and hence no 
diffusion capacitance associated with it. This makes the schottky diode switch faster as 
compared to the regular diode. 
2.6 Input impedance of the RF-DC converter 
The input voltage or carrier signal across the diode is sinusoidal in n ture and the current 
through the diode is highly nonlinear resulting in highly nonlinear impedance. Th  
nonlinear diode current is comprised of the fundamental and other higher ord 
harmonics. The series LC matching network that precedes the RF-DC converter tunes out 
these harmonics from the antenna, leaving only the fundamental component. This 
fundamental component of the diode current is used in calculating the fundame tal 
impedance of the RF-DC converter at the desired operating frequency. Calculating the 
fundamental impedance of the RF-DC converter requires an initial guess of the voltage 
available at 2.45GHz in order to estimate the real and imaginary p rts of the input 
impedance [23]. Since the minimum unregulated voltage that is desired i  around 1V, 
preliminary simulations were carried out on a single stage RF-DC converter that was 
driven by an ideal generator with 1V peak amplitude at 2.45GHz and 54uA load current.  









(µA) IDF/IL IDmax/IL Rin(KΩ) Cin(fF) QNW 
1µm X 1µm 112.4 2.206 547.7 -54.77 2.08 10.14 4.31 142.4 9.21 
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2µm X 2µm 196.2 2.467 682.5 -213.4 3.63 12.63 3.9171 159.6 8.85 
3µm X 3µm 377.3 2.883 672.7 -463.8 6.97 12.45 .722 186.6 8.56 
4µm X 4µm 645 3.45 736.2 -821.6 11.9 13.63 3.34 223.7 8.11 
5µm X 5µm 990.6 4.173 1062 -1277 18.33 19.66 2.82 270.4 7.41 
 
Table 2.3 shows the various RF-DC parameters obtained where IDF is the fundamental 
component of the diode current and IinF is the fundamental component of the input 
current. IDmax, IDmin are the maximum and minimum diode current values, IL is the load 
current, Rin is the real part of the RF-DC converter and Cin is the imaginary part of the 
RF-DC converter and Q is the parameter described by equation (2.6). 
 
Figure 2.13 Waveforms of the current through the schottky diode  
Leakage current and junction capacitance are directly proportional t area of the diode. 
From Figure 2.13 we observe that a 1µm X 1µm schottky diode has, low leakage and 
reduced junction capacitance. As a result it behaves like an ideal switch. As schottky 
diode area is progressively increased, the deviation from the ideal beh vior happens for 
two reasons: conduction through the junction capacitance CJ is significant compared to 
the diode current and the diode fT is reduced. We will follow the model for the RF-DC 
converter outlined in [23] for calculation of the real and imaginary part of the input 
impedance. The fundamental component of the diode current can be found by taking the 






0 IDt cosωtdtC 2
T
0 IDtdt=2ILOAD (2.32) 
The above equation assumes that the conduction angle of the diode is small and the 
conduction is taken over a small period, such that  cosωtD1. If the diode were ideal and 
the parasitics were minimum, an increase in load current would case the pulse to have a 
higher peak value and become more narrower to maintain the  average alue over a one 
period equal to IL.  
 
Figure 2.14 Input impedance transformation of a RF-DC network [23] 
Figure 2.14 shows the transformation of the fundamental impedance of the Schottky 
diode into the real and imaginary parts at the input of the RF-DC converter. The output  
DC voltage is considered as an AC ground for evaluating the real and imaginary parts of 
the input impedance of the rectifier. VIC represents the voltage at the rectifier input 
terminals. The voltage at NODE1 can be expressed by the voltage divid r between CC 
and CD1+ CD2 as follows[23] 
 VNODE1= VIC  CC
CC+CD1+CD2
 (2.33) 
The fundamental diode resistance can be expressed as  
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 rfd=rfd1= rfd2= VNODE1
I1
 (2.34) 
Where I1 is the fundamental component of the current as evaluated in Table 2.3 





The shunt resistance R1 at NODE1 can be expressed as a parallel combination of rfd1 and 



































Substituting VNODE1 in IIN we have  
IIN= VIC-VIC jωCCR1
1+jωCP1+CCR1  jωCC 


































2CP1+CC2R1 +jω CP1CCCP1+CC 






















And the imaginary part of the impedance is given as  
CIN= CCP+
CP1CCCP1+CC 
The 1µm X 1µm diode follows the cosine current pulse model, but as the diode area is 
increased; the ratio of the fundamental to load current reaches a maximum value of 18.33. 
A 5µm X 5µm diode was selected to implement the RF-DC switch. Perfect matching of 
Rin for the 5µm X 5µm Schottky diode from equations (2.7) and (2.8) requires an Lmatch 
and Cmatch of 23.91 nH and 173.2 fF respectively. The total extracted Cin is greater than 
the value required to match and the process does not support inductor values with such 
high Q. A series inductor of 9.489nH having a Q in the range of 4 was selected. This 
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value of inductor is feasible for on chip matching. The series LC match, requires no 
additional capacitance and the obtained network Q value (QNW) is 4.5. This Q is 
sufficient to provide a 0.9V signal at the input of the rectifier from a 50 ohm -3dBm 
source. Figure 2.15 shows the operational range of a single stage RF-DC converter driven 
from a 50 ohm port, while supporting a 54uA DC load current. The simulation shows that 
up to -3.5 dBm power can be harvested and an unregulated voltage of 1V can be 
developed to power the reference circuits. 
 
Figure 2.15  Plot of DC voltage vs. load current 
Summary 
In this chapter we looked into the necessity for a matching network in between the 
antenna and the RF-DC converter and the different types of matching networks available. 
The series matching was selected as it provided a voltage boost of Q and the required 
impedance transformation. Various works were reviewed for implementing the RF-DC 
converter and the half wave rectifier based design was chosen. The tradeoffs between the 
MOS diode and Schottky diode were studied and the schottky diode was chosen as it 
provided the required fT and lower VD. The RF-DC converter was implemented as a 
single stage design preceded by an LC match network to get a high voltage at the input of 
the rectifier. An expression for the output voltage was developed and the behavior of the 
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schottky diode was explored. Differences between the schottky diode an  the p-n 
junction were studied and used in calculating the real and imaginary parts of the input 
impedance of the RF-DC converter. The matching network and the RF-DC converter 
were designed to be operational in a 50 ohm environment capable to harvesting up to -
3dBm of input power while providing a minimum unregulated voltage of 0.9V and 





 This chapter describes techniques for compensating an operational ra s 
conductance amplifier (OTA).  The OTA / Op-amp form the critical circuit in most signal 
conditioning blocks like the voltage reference, linear dropout regulator, band p ss 
amplifier, MDAC and ADC etc. The OTAs used in the design of these circuits are 
expected to work in a low VDD range of 0.7V -1V.  Most of the OTAs/ OPAMPs are used 
in a closed loop configuration to guarantee stability during operation. The OTAs can be 
compensated internally or externally depending on the choice of the application. In this 
chapter, internal compensation methods would be reviewed for the following 
configurations: 
1. Review of the two stage miller compensation. 
2. Indirect compensation for a folded cascode structure with the compensation 
current and small signal current fed to different nodes. 
3. Indirect compensation for a folded cascode structure with the compensation 
current and the small signal current fed to the same node. 
Indirect compensation refers to the scheme of compensation where the f edback current 
from the second stage of the OTA is fed to the output of the first stage by connecting the  
compensation capacitor to a low impedance node in the OTA rather than the high 
impedance output of the first stage [33]. 
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 3.1 Miller Compensation 









Figure 3.1 Small signal model of a generic two stage miller OTA[33, 34] 
In Figure 3.1, gm1, R1, C1 are the transconductance, resistance and capacitance of the first 
stage, CC is the compensation capacitor and gm2, R2 C2 are the equivalent trans 
conductance, resistance and capacitance of the second stage respectively.  The capacitor 
C2 includes the load capacitor that is connected to the second stage. The small signal 
nodal equations for node V1 and VOUT are given as follows: 






+V1s C1+V1-VOUTsCC=0 (3.1) 






+V2sC2+VOUT  - V1sCC=0 (3.2) 
The transfer function 
VOUT(s)
Vin(S)

















The location of the poles and zeros of the transfer function are summarized in Table 3.1  


















The transfer function has a dominant pole, a non-dominant pole and a right half plane 
zero (RHP) zero.  The bode plot of the transfer function is shown in Figure 3.2 [33] 
 
Figure 3.2  Bode plot of a miller compensated OTA 
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Miller compensation achieves pole splitting by moving the dominant pole to a lower 
frequency and the non-dominant pole to a higher frequency. In addition, it also creates a 
RHP zero between the GBP and the non-dominant pole. The RHP zero flattens the 
magnitude response of the OTA but degrades the phase response. This is because the 
RHP zero has the same effect as that of a LHP pole, i.e. it increases the overall delay in 
the closed loop system. The presence of this RHP zero degrades the phase margin 
significantly thus affecting the stability of the closed loop OTA. he current through the 
compensation capacitor in equations 3.1 and 3.2 is given as (V1- VOUT) sCC. The feed 
forward part of the current is V1sCC and the feedback current is -VOUT sCC. By blocking 
the feed forward part of the current through the compensation capacitor, the RHP zero 
can be eliminated. Two common methods to cancel the RHP zero that are found in the 
literature are [36-38]: 
1. Including a series resistor (RZ) with the compensation capacitor. 
2. Using current buffers and/or common gate stage to feed the compensation 
current back to the output of the first stage. 
In the first method, the series resistor can be implemented as a physical resistor or as a 
MOS device operating in the triode region. If a physical resistor is used, precise 
cancelling of the zero will not take place as there will be variations in the resistor 
depending on the process skew giving rise to pole-zero doublets. If a MOS device 
operating in the triode region is used as resistor, a separate bias voltage for the gate has to 
be created. This leads to an increase in the power consumption of the verall structure 
and is a deterrent for low power design applications.  
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The second method uses a voltage buffer/ common gate structure to prevent fe d forward 
current and feed the compensation current back to the output of the first stage. The 
schematic of the indirect compensation scheme using the common gate archit cture is 
shown in Figure 3.3. 
 
Figure 3.3 Feeding back a current using a common gate device [33] 
A detailed analysis of the compensation scheme using the current buffer / common gate 
device is outlined in [34, 37] and the summary of the pole zero locations is outlined in 
Table 3.2 





















Comparing the parameters of Table 3.1 and Table 3.2, it can be seen that the value of the 
DC gain, dominant pole and the unity gain frequency (GBP) remain unchanged. A 
comparison of the non-dominant pole for the miller OTA versus the indirect compensated 
OTA reveals that the non-dominant pole is located further away from the GBP by a factor 
of CC
C1
. This value in modern VLSI processes happens to be around 5. The indirect 
compensation scheme also introduces a LHP zero between the GBP and the on-
dominant pole. The positive phase shift of the signal through CC adds directly to the 
output of the first stage enhancing the speed and the phase margin of the OTA. 
The choice of using a current buffer versus a common gate device depends on the choice 
of the architecture of the OTA. While current buffers need an additional leg of current to 
bias them, common gate structures can be self-embedded in the main OTA. Thus the 
choice of a self-embedded common gate device with indirect compensation helps realize 
OTAs with a higher GBP and sufficient phase margin in a low power environment. The 
bode plot of an indirect compensated OTA is shown in Figure 3.4  
 
Figure 3.4 Bode plot of the indirect compensated OTA 
3.2 Indirect Compensation 










Figure 3.5 Four possible structures for indirect compensation. 
Figure 3.5 (a) represents a single ended version of the indirect compensated OTA where 
the PMOS current mirror is cascoded and Figure 3.5(b) represents a single ended OTA 
where the input pair devices are cascoded. The detailed analysis of the single ended 
architecture shown in (a), Figure 3.5(b) is given in [34, 37].  In this work the transfer 
function of the folded cascode differential OTA with indirect compensation as shown in 
Figure 3.5(c) and Figure 3.5(d) is analyzed. The following symbolic conventions and 
assumptions have been made while analyzing the OTA. 
Table 3.3 Conventions and assumptions used in indirect compensation 
Symbol Description Equivalent substitution 
gm1 Trans conductance of the 
input stage 
gm1 





rail side devices 





gmcn,gmcp Trans conductance of the 
cascode devices 
gm 
Cxn Capacitance of the rail side N 
Device at node Vxn 
 
Cxp Capacitance of the rail side P 
Device at node Vxp 
Cxp= Kr.Cxn 
Cg2 Output capacitance of the 
first stage at node V1 
 
CC Compensation capacitor  
gm2 Trans conductance of the 
second stage  
 












3.2.1 Indirect compensation with current injected at different nodes 
The small signal model of the differential OTA of Figure 3.5(c) with the main differential 
pair small signal current and compensation current injected at two different nodes VXP 




Figure 3.6 Small signal model of OTA with current injection at different nodes 
The nodal equations for the above model can be written as:  
Vo: 
 V0g2+V0sC2+gm2V1+V0-VxnsCC=0 (3.4) 
Vxn: 
 VxnsCxn+Vxngi+Vxn-V0sCC+Vxn-V1gcc+gmnVxn=0 (3.5) 
V1: 
 V1-Vxngcc-gmnVxn+V1sCg2++V1-Vxp,gcc-gmpVxp=0 (3.6) 
Vxp: 
 Vxps Cxp+Vxpgi - gm1Vin++Vxp-V1,gcc+gmpVxp=0 (3.7) 
Solving for the transfer function 
VOUT(s) 
Vin(S)
 , the location of the prominent poles and zeros 





Table 3.4 Pole zero locations for current injected at different nodes. 
Parameter Value 
LHP Zero  gm
CC+Cxn
 





ω non- dominant  gm2CC
Cg2CC+C2 
ω non- dominant gmCCFC2 




Solving the nodal equations (3.4) - (3.7), we obtain a transfer function which has a first 
degree numerator and a fourth degree denominator. Solving the numerator yields the 
location of the zero as shown in Table 3.4. The denominator which contains the location 
of the poles has four possible roots. We make the assumption that the dominant pole and 
the first non-dominant pole occur at lower frequencies. The location of the dominant pole 
and the first non-dominant pole using this assumption is given in Table 3.4. The fourth 
degree expression is reduced to a second degree expression in trying to solve the third 






ωTACC+C2 + CCC2sgmCC+C2 +1=0 (3.8) 
Solving equation (3.8) would yield the exact locations of the remaining non –dominant 
poles. These poles are placed well beyond the unity gain current gain frequency of the 




3.2.2 Indirect compensation with current injected at same node 
The small signal model of the differential OTA of Figure 3.5(d) with the main differential 
pair small signal current and compensation current injected at the sam  node VXN is 
shown in Figure 3.7. 
 
Figure 3.7 Small signal model of OTA with current injection at same node 
Since the main small signal current flows into the node VXN, we can ignore node VXP in 
the nodal analysis. The nodal equations for the above model can be written as:  
Vo: 
 V0g2+V0sC2+gm2V1+V0-VxnsCC=0 (3.9) 
Vxn: 
 VxnsCxn+Vxngi+Vxn-V0sCC+Vxn-V1gcc+gmnVxn- gm1Vin=0 (3.10)
V1: 
 V1-Vxngcc-gmnVxn+V1sCg2=0 (3.11) 
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Solving the nodal equations (3.9) - (3.11) , we obtain a transfer function which has a 
second degree numerator and a third degree denominator. The location of the prominent 
poles and zeros are summarized in Table 3.5 
Table 3.5 Pole zero locations for current injected at same nodes 
Parameter Value 
LHP Zeros gm.gm2CCCg2  
ω dominant  2gm
CCµ2µ
 


















The indirect compensation of two stage topologies presented in this chapter has been 
used in the design of the linear drop out regulator. From the above analyzes presented in 
subsections 3.2.1, and 3.2.2 we see that by using indirect compensation scheme, we can 
realize stable OTAs with a higher GBP for a chosen compensation capacitor value 
compared to miller compensation method. Injecting the main small ignal current and the 
feedback compensation current at different nodes yields one LHP zero between the GBP 
and the non-dominant pole of the OTA. The zero location can be adjusted by proper 
sizing of the self-embedded common gate device and the compensation capacitor to 
ensure adequate phase margin for the OTA. The second method of injecting the small 
signal current and the feedback compensation current yields a cluster of two LHP zeros in 
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the frequency response of the OTA. Both the methods nevertheless ensure a higher value 
of non-dominant pole for a chosen CC in comparison to miller compensated OTA. A 
minor variant of the indirect compensation scheme uses series connecti  of transistors to 
realize a self-embedded common gate device and low impedance node to fe d the 





This chapter is divided into seven sub sections. Section 4.1 presents an introduction to 
sub threshold design and section 4.2 details the differences between square law behavior 
and sub threshold behavior. The description of the blocks succeeding the RF-DC 
converter is outlined in sections 4.3 - 4.7. Section 4.3 describes the design procedure for 
the temperature independent voltage reference. It covers the DC, AC and noise analysis. 
Section 4.4 describes the design procedure for the global bias generator that is used to set 
the reference current for the PLL, ADC, MDAC and thresholder circuits. The description 
of the low drop out regulator used in generating regulated supplies for the digital and 
analog blocks is covered in section 4.5 followed by the power on reset circuit and 
demodulator in section 4.6 and 4.7 respectively. 
4.1 Introduction to sub-threshold design 
Circuits operating in a neural /biological environment have a strict limitation on 
the maximum amount of power that can be dissipated while still being fully functional. 
The circuit blocks succeeding the RF-DC converter consist of both analog and digital 
circuits like the voltage reference, linear drop out regulators fr providing a regulated 
supply to the digital and analog blocks, state machine, PLL, band pass amplifier and
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ADC. The power consumed by digital circuit is given as P = CV2f were C is the total gate 
capacitance, V is the supply voltage and f is the operating frequency. The power 
consumed by analog circuits is given as P = VI, where V is the upply voltage and I is the 
total current consumed. While the power consumed by the digital circuits can be reduced 
quadratically by scaling down the supply voltage by a factor of tw , he same cannot be 
done in analog circuits without sacrificing performance. Power consumption of an analog 
circuit is related to achieving a desired signal to noise ratio (SNR) or dynamic range. The 
minimum power consumed by the circuit is a ratio of the supply voltage o available 
signal swing. In a low voltage environment, the signal swing can be maximized by 
having minimum number of devices between VDD and ground, but to push the noise floor 
(KT/C) of a circuit further, a high transconductance (gm) is desired. Analog circuits must 
therefore be designed to obtain a high value of gm per unit current i.e. (gm/I) while still 
maintaining the required SNR and adequate speed (fT). When circuits are operated in 
weak inversion, the relationship between the current and applied input voltage is 
exponential and results in higher transconductance efficiency and is therefore the 
preferred mode of operation for low power design. 
4.2 Square law versus sub-threshold behavior 
 
4.2.1 Square law behavior 
 When a MOSFET is operated in the square law region, the  unity current gain 












Where gm is the transconductance and Cgs is the total gate to source capacitance of the 











Equation (4.2) suggests that to obtain high speed, a smaller channel length (L) and a high 
overdrive voltage (VDSAT) are desired. The transconductance of a MOSFET operating in 





VGS-VTH=2Iβn= 2IVGS-VTH (4.3) 







Devices in the signal path of the circuit require an overdrive voltage i.e. VGS - VTH of at 
least 0.2V to obtain a self-gain and transconductance efficiency of 10. This means that if 
PMOS and NMOS transistors were cascoded to get high gain and output impedance, the 
permissible signal swing is only 200mV in a 1V VDD environment. Thus operating the 
transistors in square law region is of very little use in low power designs. 
4.2.2 Sub-threshold behavior 










Equation (4.5) assumes that when VGS is less than VTH, the drain current of the MOSFET 
is zero. This however is not true as still a considerable amount of current flows from 
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source to drain. This region of operation where VGS << VTH is called the sub threshold 
region. In a square law device, the applied gate voltage causes carriers under the channel 
to drift  from the source to drain across the depletion region, but  in sub threshold region , 
the carriers diffuse from source to drain along the channel causing a current flow in the 
device [39]. This behavior is analogous to a BJT (with the exception that that they are 
majority not minority carriers) where carriers are emitted from the emitter and diffuse 
across the base to the collector. The expression for drain  current of a MOSFET operating 
in sub threshold region is given as [40]:  











IF and IR are called the forward current and reverse current respectively and can be 




 IR =ISexp 8VP-VD
nUT
? (4.9) 
VS, VD and VG are defined as the source, drain and gate voltages of the MOSFET and VP







In the equations (4.8) and (4.9), IS is called specific current and represents the asymptotic 
intersection point of strong and weak inversion regions on the normalized trans









The specific current is used as an important design parameter in sizing the MOS 
transistors at a particular current density. The term ‘n’ in equation (4.11) is defined as the 
sub threshold slope. In sub threshold operation the surface potential  is assumed to be 
constant along the channel [41]. Therefore any change in the gate to substrate voltage of 
the MOS transistor is to be shared between the gate oxide and the total surface 












For BULK CMOS processes, n ranges from 1.25 to 2. The sub threshold region has three 
distinct regions of operation and they are: 
1. Weak inversion 
2. Moderate inversion 
3. Strong inversion  
Distinction between these three regions is done on the basis of inversio  coefficient. The 









And the regions of operation can be distinguished as:  
Weak inversion: IC  1 
Moderate inversion: IC C 1 
Strong inversion: IC  1 
The drain current expression in (4.6) can be rewritten as [40]: 
 ID= IF-IR=Isexp 8VP-VS
UT
? L1-exp 8- VD-VS
UT
?M (4.15) 
When VD - VS is greater than 4 or 5UT (100 to 125 mV) the error introduced by the term 
1-exp N- VD-VS
UT
O is less than 2% of the drain current. This suggests that we can keep 
transistors in saturation with 100-125mV of VDS and still maintain an exponential 
behavior of drain current with respect to VGS and high self-gain. Thus the transistor acts 
as good voltage controlled current source when operated in weak or moderate inversion 
resulting in a low gds. The transconductance of the MOSFET operating in sub threshold 
is found by taking a partial derivative of equation (4.15) with respect to VGS and can be 


























Comparing equations (4.16) and (4.4) we find that transconductance efficiency is about 4 
times greater in weak inversion than strong inversion. The advantages and disadvantages 
of operating in weak inversion can be summarized as follows: 
Advantages: 
1. Exponential relationship between ID and VGS leads to improved gm efficiency. 
2. Voltage required to keep the transistor in saturation is only 4~5 UT. This gives 
us a permissible signal swing of 0.8V with PMOS and NMOS transistor  
between VDD and VSS in a 1V VDD environment. 
3. Intrinsic or self-gain (µ) of the device is 4X or higher compared to square law. 
Disadvantages: 





 and in 






. The current mismatch is at least four 
times higher in sub threshold compared to square law.  The current mismatch 
is largely dependent on the threshold voltage change and this is mtigated by 
allocating sufficient gate area based on ∆VT0=
AVTH√WL  [43]. 
2. The fT of a transistor operating in weak inversion is lower compared to the fT 




In a neural / biological environment, the signal bandwidth is from 80Hz – 8 KHz 
dictating the use of unity gain op-amps approaching 100KHz. For the chosen 180nm bulk 
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CMOS process, the fT of an 180nm device is about 6GHz. This offers sufficient 
bandwidth to operate in weak inversion. Based on the advantages and disadvantages 
described above, we choose the weak inversion mode of operation to design th  front end 
circuits. 
4.3 Voltage reference 
 
Figure 4.1  Schematic of the voltage reference 
Figure 4.1 shows the transistor level schematic used to generat the temperature 
independent voltage reference and the reference current for the linear drop out regulators. 
The circuit consists of PMOS transistors MP1-MP20, NMOS transistor  MN1-MN8, 
resistors R1-R6, capacitor CC, and forward biased PN junction diodes D1 and D2. All 
PMOS and NMOS transistors are nominal VTH transistors with the bulk of the PMOS 
transistors connected to VDD and NMOS transistors connected to VSS. MP1 –MP2, MN1-
MN2 make up the start-up circuit. Transistors MP3-MP8 and MN3-MN4 provide the 
required bias voltages VB and VB2. The main reference core consists of diodes D1-D2, 
resistors R1-R5 and transistors MP7, MP8, MP13 and MP14. An op-amp consisting of 
transistors MP9-MP12, MN5-MN8 is used for equalizing the node voltages NETB and 
NETC. MP15, MP16 and resistor R6 form the leg that generates the temperature 
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independent reference and transistors MP17-MP18 and MP19-MP20 form the eference 
current legs for the two linear drop out regulators. As VDD is being ramped up, a start-up 





MP1 and MP2 are sized as long channel devices with length equal to 50µm to keep their 
output resistances high and keep the startup current to a low value of 53nA. The startup 
current flows through the diode connected transistor MN1 to establish the ga e voltage to 
MN2 to about 550mV. This turns on transistor MN2 which pulls the output of the op-amp 
i.e. VB low and the inverting terminal of the op-amp high. The feedback loop is turned 
on and current begins to flow in transistors MP7 and MP13 causing NETB and NETC to 
rise to 650mV. Since the source of transistor MN2 is connected to NETB, the value of the 
VGS of MN2 is 100mV once the circuit has reached steady state. With the VTH of MN2 
being 450mV, transistor MN2 is turned off and disconnected smoothly once the r fer nce 
core is stabilized.  
4.3.1 DC operation 
The reference core consists of diodes D1, D2, resistors R1-R6. The main ide  is to add 
currents of opposite temperature coefficients together to generat a emperature 
independent current and mirror that current on to a resistor to obtain a temperature 
independent reference voltage. A current whose value rises linearly with increase in 
temperature is referred to as a PTAT (proportional to absolute temperature) current and a 
current whose value reduces with an increase in temperature is referred to as a CTAT 
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current (complementary to absolute temperature). When two PN junctions are biased at 
different current densities, the voltage difference between them can be expressed as [44]: 
 ∆V=nVTln(K) (4.19) 
Where n is the ideality factor of the diodes, VT is the thermal voltage and K is the ratio of 
the areas of the diode. VT can be further written as KT/q where K is the Boltzmann’s 
constant, T is the temperature in Kelvin and q is the charge of the electron. The value of 
VT at a room temperature of 300K is 25.68mV. From equation (4.19) we can observe 
that ∆V is proportional to absolute temperature (PTAT). A diode area ratio of 8 has been 
chosen to keep this PTAT voltage to 50mV at room temperature. A PTAT current IPTAT is 
generated by converting this voltage to current using resistor R1 and can  be expressed as 
[44]: 
 IPTAT= 
∆VR1 * nVTlnKR1  (4.20) 
R1 was chosen equal to 50KΩ to keep IPTAT equal to 1µA. The voltage drop across a 
diode biased at constant current exhibits a CTAT behavior [44]. This voltage is used to 
generate a CTAT current using resistors R2
' and R4'. R2' and R4' were implemented as a 
series combination of R2-R3 and R4-R5 at NETC and NETB respectively. This series 
combination was necessary to generate bias nodes that would facilitate a lower input 








', R4' to be equal to L R1 and the resistor required to generate the voltage 
reference be NR1, the expression for a temperature independent reference  voltage is 
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where “L” and “N” are integer ratios of the PTAT resistor R1.Taking a derivative of 
equation (4.22) for temperature independent behavior and equating it to zero, the value of 
L can be expressed as [44]: 
 L= ∂VD1∂T
n· lnK · ∂VT
∂T
=9.41 (4.23) 
This makes the value of R2
'  and R4
'equal to 470.5KΩ. R2 was implemented as 200KΩ 
and R3 was implemented as 266KΩ. This deviation from a total value of 470.5KΩ was 
necessary to achieve the desired curvature for the temperature independent current. To 
obtain a  target reference voltage of  400mV, the value of N was found out to be [44]: 
 N= 
VREF
n VT· ln K + VD1L =3.28 (4.24) 
All resistors in the voltage reference circuit have been impleented as RP (precision poly 
silicon) resistors with a sheet resistance of 165Ω/□. An OTA comprising transistors MP9-
MP12 and MN5-MN8 has been used to equalize the node voltages NETB and NETC. 
The input pair devices in the OTA have been cascoded to increase the output impedance 
and to obtain a high gain of 4800, to keep the difference between NETB and NETC under 
a 1mV. Figure 4.2 and Figure 4.3 show the Monte-Carlo DC results of VREF at 27C and 




Figure 4.2  Monte-Carlo distribution of VREF = 400mV at 27°C 
 
 
Figure 4.3 Monte-Carlo distribution of VREF  from 25°C to 125°C 
 
4.3.2 AC operation 
The OTA described above has both positive and negative feedback loops around it. The 
positive and negative loop gain for the OTA can be expressed as follows: 
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 TLG+=gm7 gm7 ro72 W(R5+R4) W 1gm
1
XX  A01+ s
ωP1
 (4.25) 
 TLG-=gm13 gm13 ro132 WR2+R3 WR1+ 1gm
2
XX  A01+ s
ωP1
 (4.26) 
where AO is the DC gain of the OTA and ωP1 is the dominant pole of the OTA. Ensuring 
TLG- is greater than TLG+ guarantees loop stability. Proper sizing of capacitor CC at VB 
sets the dominant pole ωp1 of the OTA and ensures adequate phase margin. The main 
sources of error in this cell are the OTA offset voltage, resistor mismatch, and mirroring 
error of M15.  Adequate sizing based on [43] ensures 3σ variation of the voltage 
reference is under 5mV.Capacitor CC is implemented using a zero VTH NMOS device 






 . This gives us an CC equal to 20pF 
and ensures stability of the reference core. The figure below sh s the magnitude and 
phase response of the loop around the OTA. The loop response was obtained by br aking 
the loop at the output of the OTA i.e. node VB and taking a ratio of the output signal to 
the test signal injected. Figure 4.4 shows the magnitude and phase plot  of the loop 
response obtained from simulation. The loop has a magnitude of 76dB and a phase 





Figure 4.4  Plot of voltage reference loop gain  and phase versus frequency 
 
4.3.3 Noise in voltage reference 
The reference shown in Figure 4.1 has many devices contributing to the noise at the 
output node VREF. These can be broadly classified into three main categories: 
1. Noise from the core reference consisting of R1-R5, D1 and D2 and the OTA 
(ECORE). 
2. PMOS device MP15 
3. Resistor R6. 
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All sources of noise have to propagate to node VB to get to the output node VREF. The 
total noise at the reference node can be expressed as follows[45]: 




Where Eg15 is noise of the PMOS transistor MP15 and ER6 is the thermal noise of resistor 
R6 and can be expressed as [45]: 
 ER6* 4kTR6 (4.28) 
 Eg15* 2qIgm152 > KFf 1gm152 IAFCOXL152 (4.29) 
The cascode device MP16 contributes negligible noise and can be ignored for getting a 
reasonable noise estimate at the reference output. The derivation of the noise from the 
reference core ECORE is expressed below. ECORE can further be divided into three 
categories and they are: ENETC, ENETB and EOTA 
 ENETC*4KTR3 > 4KTR2  R22> 4KTR1 >2qI R12 (4.30) 














 R52+2qIR4+R52 (4.32) 











ECORE can be expressed as a root mean square of ENETCVB1, ENETBVB1 and EOTA as follows: 
 ECORE=ENETBVB12+ENETCVB12+EOTA2 (4.34) 
A high value capacitor, CL cannot be used as the reference voltage is connected to the 
non-inverting input of the LDO without impacting its stability. Capacitor CL is selected 
equal to 2pF to not affect the stability. Figure 4.5 shows the noise plot at the VREF node.  
 
Figure 4.5  Noise plot at the output of the reference node voltage 
The plot shows that in the signal frequency of interest i.e. from 500Hz to 8 KHz, the 
major source of noise is the thermal noise. With a 2pF load at the reference node, the 
noise voltage level is only about 5pV2/Hz. 
4.4 Global bias generator 
A global bias generator that establishes a reference current for the signal conditioning 




Figure 4.6  Global bias generator for the signal conditioning blocks 
The above circuit is a “constant gm” circuit that has been modified for low voltage sub 
threshold operation. Transistors MP1, MP2, MN1 and MN2 form the start up circuit. The 
beta multiplier core consists of transistors MN3, MN6 and R1. The minimum VDD for 
this reference core is given by VGSMN6 + IREFR1 + VDSMP6. This value turns out to be 
about 700mV. Currents of transistor MP3 and MP6 match when their drain-source 
voltages are equal. Since it is difficult to cascode the PMOS transistors MP3 and  MP6, in 
a 0.7V supply, a tail-less op-amp consisting of MP4-MP5 , MN4-MN5 is used to equalize 
the drain voltages of MP3 and MP6. Transistors MP3 and MP6 are not diode connected 
and instead regulated by the OTA. This creates a high impedance node at the output of 
the OTA and makes the compensation simple by creating a dominant pole at the output 
with the introduction of the C1. The VGS of MN3 and MN6 when biased in the sub 
threshold region can be expressed as:   
 VGS3=nVT ln IREFL3
IDoW3
 +VTH (4.35) 
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 VGS6=nVT ln  IREFL6
KIDoW6

















. ln K 
(4.39) 
Using the values K = 2, n = 1.5, VT = 26mV and IREF = 100nA, we get R1 = 267.9KΩ. 
Transistor MP7 has been chosen as the main source of the referenc current mirror to 
generate VB2, VB3 and VB4. This was done primarily to add the Cgs of MP7 along with 
Cgs3 and Cgs6 and reduce the size of the compensation capacitor required to stabilize the 
loop. Transistors MP9, MP13, MN12 and MN13 form the final leg of the refrence 
current from which current sources or sinks for the other blocks such as band pass 
amplifier, PLL, ADC etc. are generated.  Figure 4.7 and Figure 4.8 show the Mont-Carlo 
distribution of the bias margin i.e. VDS minus VDSAT for MP9, MP13, MN12 and MN13. 
A minimum bias margin of 50mV is maintained across these transistors and the 
simulation suggests that it is possible to stack four regular VTH PMOS and NMOS 
transistors in a 700mV supply (4x (5 UT +50mV). Table 4.1shows the reference currents 
generated for the various blocks in the front end circuit. 
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Figure 4.7 Distribution of Vds – Vdsat for the reference current leg at 27°C 
************************************************************************ 
 




4.5 Linear drop out regulator 
 
Figure 4.9  Schematic of the linear drop out regulator 
A voltage regulator is a device that produces a constant output voltage for a limited range 
of load currents. Such a circuit is necessary in the RF- Front end for the following 
reasons:  
(1) Isolate the signal conditioning blocks from the main RF-DC converter. 
(2) Provide a regulated and scaled down version of the raw VDD generated by 
the RF-DC converter. 
(3)  Provide a stable VDD for all the signal conditioning blocks even if there is 
a change in the input power or load current. 
Figure 4.9 shows the schematic of the linear drop out regulator used in generating the 
regulated power supply for both the digital and analog blocks. The circuit consists of a 
single stage error amplifier comprising of transistors MP1-MP2, MN1-MN4. The input 
pair is implemented using PMOS transistors in order to facilit te lower common mode 
voltage operation. Transistors MN1- MN4 form the NMOS mirror load of the error 
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amplifier. The mirror load devices were implemented as a series combination of devices 
with their lengths split in half. This arrangement aids the compensation of the LDO using 
a left half plane zero (LHP zero) just outside the gain bandwidth product [46]. A current 
mirror comprising of transistors MN5 and MN6 is connected to the gatof the pass 
transistor MP3. This was done in order to have minimal current through the pass 
transistor under no load condition of the LDO. A target value of 700mV is cho en as the 
analog VDD for the signal conditioning blocks and 400mV for the digital circuits. 
Performance of this LDO is characterized by the following specifications [47]: 
(1)  DC PERFORMANCE 
The bias currents for the error amplifier (excluding the band gap reference), currents 
through transistors MN5-MN6 and the current through the feedback ladder RF1-RF2 
constitute the DC performance of this circuit. The bias currents of he error –amplifier 
and the mirror leg have been chosen equal to 2.45µA (temperature independent curr nt 
from the band-gap reference). The feedback ladder consists of two series resistors RF1 
and RF2 of value 38KΩ and 51kΩ respectively. The quiescent current consumed by the 
LDO under nominal conditions is 15.5µA and the power consumed for an unregulated 
VDD of 0.9V is 14µW. 
(2) AC PERFORMANCE  
AC performance will largely be characterized by the loop gain and phase margin around 
the unity gain frequency. This procedure will be repeated under full load and no load 
conditions for the LDO to check for stability. 
(3) TRANSIENT RESPONSE 
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The transient response of the LDO comprises of two main phenomena: 
(a) Line regulation: It is the ability of the circuit to maintain its output voltage constant 
for any small change in the input voltage. It is characterized by applying a step input 
voltage and measuring the change in output voltage. Mathematically ,  it can be express d 
as [48]: 













In other words, the line regulation can be minimized by having a high loop gain. 
(b) Load regulation: It is the ability of the circuit to mainta its output voltage constant 
for any change in the output load current. It is characterized by appl ing a step change in 
load current and measuring the amount of change in output voltage. Mathematically it 
can be expressed as:  





The total time taken by the circuit to go from an initial steady state voltage to a final 
steady state voltage upon the application of a load transient current is called the full load 









+1 1RDS+RL (4.43) 
The above equation suggests that the load regulation can be minimized by maximizing 
the transconductance of the error amplifier and the current gain. 
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4.5.1 Compensation of the LDO 
Figure 4.10 shows the major blocks of the LDO when the feedback loop is broken to 
analyze the loop gain of the LDO. 
 
Figure 4.10 Block level diagram of loop gain of the LDO 
In the figure shown above, gm1 is the transconductance of the error amplifier, R1 is the 
effective output impedance of the error amplifier; CGATE is the total capacitance at the 
output of the error amplifier (gate of the pass transistor). RF1 and RF2 are the feedback 
resistors required to establish a DC voltage of 400mV at the input of the error amplifier. 
CL is the load capacitor of 50pF and resistor RL is used for simulating the load current. 
The effective load resistance at the output of the LDO can be expressed as follow : 
 Rdeff *  rdsg F rdsh F RF1 > RF2 F RL (4.44) 
The minimum unregulated voltage is 0.9V from the RF-DC converter and the minimum 
value of the regulated supply is 0.7V, the pass transistor MP3 is required to maintain a 
minimum drop-out voltage of 200mV. Under the maximum load current of 60µA, the 










 VDSAT2 (4.45) 
Using a channel length of 300nm in order to obtain the maximum fT, we find that for a 
drop out voltage of 200mV, the width of the pass transistor is required to greater 32µm. 
The table below shows the properties of the pass transistor stage for minimum and 
maximum load currents obtained from simulation. 
Table 4.2 Pass transistor  parameters for minimum and maximum load currents 
ILOAD gmpass Rleff gmpass Rleff 
60uA 668.2µS 7.9 kΩ 5.28 
10uA 183.9µS 10 KΩ 1.8563 
 
Referring to Figure 4.10  the transfer function of the loop can be expressed as:  
 Loop gain *T1T2T3 (4.46) 





knowing RA=rds2Frds3 and CGATE= Cdb2+Cdb3+Cgsmp3+Cgdmp3+1+gmp3Rleff, 
The transfer function of the pass transistor stage and the feedback ladder stage can be 







 T3 = RF2/(RF2+RF1) (4.49) 
 
The above equations suggest that there are two poles that are prominent in the frequency 




Table 4.3 and Figure 4.11








The two poles are very low in frequency for both light load and full load conditions and a 
capacitor of 50pF cannot be 
When the load capacitor is increased to 1uF or 10uF, then the pole associated with the 
output node becomes the dominant pole. For an SOC solution in a neural environment, 
such capacitor sizes cannot be realized on chip and are highly undesirable off chip. To 
compensate the LDO, we choose the indirect compensatio  scheme with split length 
implementation of the current mirror load in the error amp




P1 = 1/(2πCLRleff) 
P2 = 1/(2π RACGATE) 
 below show the pole –zero locations and the bode plot for full 
 
Pole zero locations for the uncompensated loop of the LDO
RA CGATE P1 
Ω 125.3fF 141.43KHz 402.86KHz
Ω 169.41fF 48.50kHz 93.6KHz
 
 Movement of poles under light load to full load condition
used to stabilize the LDO as the phase margin approches 0
lifier [ 49










]. The indirect 
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indirectly feeding back the signal from the second stage (i.e. the output node ) to the 
output of the first stage [49]. In addition to pole splitting, it also introduces a left half 
plane zero between the GBP of the OTA and the non-dominant pole. The LHP zero helps 
improve the phase margin of the LDO. The unity gain frequency and the LHP zero 
location are given as follows [49]:  
 fun =
12π gm1CC  (4.52) 
And  
 fLHP ZERO =
12π 4√2gm13·CC  (4.53) 
********************************************************************** 
 
Figure 4.12  Loop gain and phase plots for minimum and full load conditions 
Figure 4.12 shows the magnitude and phase response of the loop of the LDO. This loop 
response has been obtained by breaking the loop between VFB and A as shown in Figure 
4.10. The loop GBP is around 1MHz with a compensation cap of 3.2pF for both light 
load and full load conditions. The phase margin in both the methods is between 85° and 
90° respectively. The LDO has been designed with a DC loop gain of 60dB, a unity gain 
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frequency of 1.02MHz at 54uA and 1MHz at 10uA while consuming 15uA current. The 
second LDO for the digital blocks has an identical architecture as the LDO for the analog 
blocks. Since the regulated voltage required for the digital blocks is 400mV, this LDO 
has been connected in the unity gain configuration without additional feedback ladder. 
This LDO consumes 3.6µA of current. Figure 4.13 shows the behavior of the utput node 
for a step change in the input voltage. The input voltage was varied from 0.9V to 1.1V in 
1µS .The simulated line regulation is 0.03 V/V. 
 
Figure 4.13  Load regulation of the LDO for a step change in input voltage 
Figure 4.14 shows the response of the output node of the LDO for a step change in load 




Figure 4.14  Load regulation of the LDO for a step change in load current 
The simulated load regulation is 0.001 V/V. The settling time of the LDO from a light 
load of 10µA to a full load of 60 µA is equal to 3.2 µS. 
 
Figure 4.15  Settling time of the LDO from no load to full load  
The simulated performance of the LDO is summarized in Table 4.4. 
Table 4.4 Performance summary of the LDO 
Parameter Specification 
DC LOOP GAIN 60 dB 
GBW 1.02 MHZ ( IL = 60 µA) 
1MHZ (IL = 10uA) 
PSRR -32 dB @DC 
-20 dB @ 1KHz 
Settling time 3.2 µS ( no load to full load settling) 
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Quiescent current 15 µA 
 
 
4.6  Power on reset  
A power on reset is a signal to the other blocks i.e. the memory, PLL, ADC etc. that the 
regulated power supply has reached its desired steady state value. This signal is also used 
to reset the flip flops to a desired starting logic level. ThePOR places the other circuits is 
reset mode until a stable reference voltage has been obtained. The POR is based on the 
rise time of the regulated power supply. The regulated supply is compared with a delayed 
level of the reference voltage and this signal is further delayed to set the power on reset 
signal. Figure 4.16 and Figure 4.17show the schematic of the power –on –reset circuit 
and the simulation result. 
 








Figure 4.18  Schematic of the demodulator 
Figure 4.18 shows the schematic of the demodulator. The demodulator is  circuit that is 
used to establish the reference clock signal for the PLL. The input signal to this 
demodulator / RF-DC converter is usually an amplitude modulated signal that has both 
signal and the carrier information in it. The signal information is at 3.2MHz and the 
carrier is at 2.45GHz which need to be separated. The demodulator consists of a peak 
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detector circuit comprising the diode D1, R1 and C1. The peak detector is followed by a 
simple amplifier which is followed by a series of buffers to get a final clear demodulated 
signal. Capacitor CB is used to AC couple the peak detected wave to the amplifier. The 
simple amplifier comprises of an inverter whose input and output are connected using 
back to back Schottky diodes as shown in Figure 4.18. The inverter is biased at or near 
VDD/2 when operated in this configuration. During the positive cycle of the modulated 
signal the capacitor is charged by the current of diode D1 to VP-VD where VP is the 
carrier peak voltage and the VD is the voltage drop across the diode. In the negative cycle 
the diode D1 is reversed bias and the capacitor C1 starts discharging through the 
resistance R1. The RC time constant must be chosen such that it is slow enough for the 
ripple at the output to be low and fast enough to follow any change of the modulating 
signal. The diode D1 was implemented as a schottky diode R1, C1 have been chosen 
equal to 8.5KΩ and 1.2fF respectively. This gives us a RC time constant of 10.2ns or an 
upper cut off frequency of 15.62MHz. The carrier frequency in our case is 2.4GHz and 
the modulating frequency is 3.2MHz. The demodulator and the RF-DC converter hav  
common inputs and are connected to the output of the matching network.  The matching 
network and the RF-DC converter have been designed in such a manner that the 
minimum peak voltage of the carrier wave is 900mV. For a target modulation index of 
10% to 20%, the minimum modulation depth that can be obtained is 180mV. With the 
depth of modulation being 180 mV and the inverter biased at VDD/2, the peak detector 
should not decay more than 90mV between two positive peaks of the carrir. The 




τ  (4.54) 
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tτ *ln  VP‐VDVP‐VD‐0.09 
or 
t* τ ln  VP‐VDVP‐VD‐0.09 
substituting VP = 0.9V, VD = 0.5V and τ = 10.2nS, the minimum carrier frequency 
necessary for modulation is found to be 340MHz. The figure below shows the waveforms 
of the demodulated output for a amplitude modulated input. 
 
Figure 4.19  Output waveform of the demodulator 
 
Summary 
In this chapter we looked into the behavior of the MOS transistor in the sub threshold 
regime to begin with. Operating MOS transistors in sub threshold regime is preferred for 
circuits operating in the neural environment where power dissipation must be minimized. 
The transistors have the required fT to be operational while providing the required 
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dynamic range and SNR. The exponential relationship between the drain current and the 
gate to source voltage of the MOS device leads to an increased transconductance 
efficiency. The ability of a MOS device to be in saturation with just 100 – 125 mV gives 
us enough head room for signal swing in a 1V VDD environment with high open loop 
gain.  The design of the temperature independent voltage reference that produces a 0.4V 
reference voltage for the LDOs has been looked into. Analysis of the DC, AC, transient 
response and noise sources has been looked into. A global bias generator that provides 
reference current to the PLL, ADC, thresholder and MDAC has been designed in the sub-
threshold regime. Two LDOs that provide regulated voltages of 0.7V and 0.4V for the 
analog and digital blocks respectively has been looked into.  The LDOs were 
compensated using the indirect compensation scheme which achieves a wide bandwidth 
for a smaller value of compensation capacitance. The indirect compensated LDO 
achieves a GBP of 1MHz and an excellent phase margin of 80º. In addition to the above 
mentioned blocks, the design of the power on reset and the demodulator has been 





This chapter describes the basic blocks involved in the design and development of a high 
temperature Vee- squared DC-DC controller. Section 5.1 and its sub section  provide an 
introduction of the SOI/SOS process outlining its advantages and disadvant ges. Section 
5.2 describes the two differences between the fully depleted and p rtially depleted 
devices. Section 5.3 describes the use of stacked transistors to mitigate the kink effect 
phenomenon in the SOS/SOI design process. Section 5.4 provides an overview of the 
various control loop architectures for the DC – DC system followed by the description of 
voltage reference, comparator, hysteretic comparator and error amplifier in sections 5.5, 
5.6, 5.7 and 5.8 respectively. 
5.1 High temperature sub-blocks for Vee-squared controlled DC-DC converter 
This chapter presents the design of the various sub-blocks used in designing a Vee 
squared controller for a DC-DC converter system [50]. The following sub-blocks were 
designed in the 0.5µm Peregrine SOS process to support high temperature operation up to 
275°C: 
1. Temperature independent voltage reference that provides 0.4V and 0.8V reference 
voltage values. 




 4. Hysteretic comparator that is used in the hysteretic mode operation. 
The peregrine SOS process has been selected as the preferred choice of the VLSI 
technology for very high temperature applications for  the following reasons [51]: 
1. Reduced junction and side wall capacitance of the source and drain regio s of the 
transistors enabling high speed operations for both digital and analog designs. 
2. Absence of a thermally induced latch-up problem. 
 3. A higher  ION IOFF
q  ratio for the transistor. 
The sub sections below describe each reason in detail. 
5.1.1 Reduced capacitance compared to bulk device 
Figure 5.1 show the cross section of a bulk device and an SOI device. In a bulk device,  
 
Figure 5.1 Cross section of a NMOS device in Bulk versus SOI [52]
the total capacitance from the source and drain regions of the MOSFET comprises of the 
reverse biased junction capacitors. This is primarily controlled by the area of the defined 
source and drain regions and the doping concentration of the substrate. In case of the SOI 
device as shown in Figure 5.1, the total capacitance from the source and drain sides is in 
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series with the oxide capacitance (CBOX). Because of the higher thickness and lower 
permittivity of the (SiO2) oxide layer, the overall capacitance to the substrate is 
dominated by the oxide capacitance. In addition, because of the presence of the oxide 
layer, full dielectric isolation of N and P devices is possible. A result is reduced side wall 
capacitance and no well to substrate leakage paths.  Thus, the overall capacitance to the 
substrate is smaller compared to a bulk device and results in a higher value of fT for the 
same feature size compared to the bulk processes of the same length.  
5.1.2 Latch-up prevention 
Figure 5.2 (a) and (b) show the cross section of the bulk device with the parasitic bipolar 
transistors and that of an SOI device respectively. 
 
Figure 5.2 Cross section of (a) Bulk device and (b) SOI device  
The presence of the NPN and PNP transistors in a positive feedback configuration 
resembles that of a thyristor. An unwanted disturbance like transient switching or self-
heating of the device can cause carriers to be injected into the base of these bipolar 
transistors which can trigger the positive feedback loop. This can cause the circuit to 
latch up .In case of an SOI device because of the presence of th buried oxide, these 
parasitic bipolar transistors are nonexistent and the device is not prone to latch up. 
 
5.1.3 Higher  ION IOFF
q   ratio 
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For an SOI/SOS device, the sources of leakage are: (1) sub-threshold leakage (2) Gate 
induced drain leakage (3) Punch through (4) Gate oxide tunneling current. In addition a 
bulk device has one or more well to substrate paths. The predominant source of leakage 
among the above listed mechanisms is the sub-threshold leakage. The sub threshold 
leakage current can be approximated as:  










Sub threshold slope is defined as the inverse ratio of the logarithm of the drain current 





ID, =2.3 1+ CeqCOX KTq  (5.3) 
The lowest possible value of the sub threshold slope that can be obtained is 60mV for 
η=1. Measured devices in 0.5 µm peregrine SOS process have reported a sub threshold 
slope of 62 mV/dec for the NMOS and 65mv/dec for the PMOS [51]. As the temperature 
is increased, the threshold voltage reduces and this increases the Ioff. D vices with a lower 
value of S have better leakage performance and acceptable ION IOFF
q   ratio and are the 
preferred choice for high temperature operation for equal thresholds. From equation (5.1) 
it is evident that, as the threshold voltage reduces, the leakage current is going to 
increase. One reduction mechanism for threshold voltage is the DIBL effect which is 
predominant in short channel devices. As the channel length is reduced, the epletion 
region from the drain end extends into the channel and the amount of voltage requir d to 
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invert the channel is reduced thus reducing the threshold voltage. An SOS/SOI device is 
usually made of thin film Silicon. The total capacitance that controls the active region is 
much smaller because of the presence of the oxide and this in conjunction with thin film 
Silicon results in better control for the gate over the active region. Thus the reduction of 
threshold voltage because of DIBL is less in an SOS/SOI device, compared to bulk. 
 
5.2   Fully depleted versus partially depleted device 
Figure 5.3 (a) and (b) show the cross section of a fully depleted and p rtially depleted 
SOS/SOI device respectively. 
   
                    (a)                       (b) 
 
Figure 5.3 Cross section of (a) partially depleted and (b) fully depleted device[53] 
While manufacturing an SOI/SOS device, the source, drain and the body regions of the 
MOSFET are isolated from the substrate. While the source and drain ends of the 
MOSFET are connected to well defined nodes in the circuit, the body is usually left 
unconnected. The floating body MOSFETs can be classified into two major types: 
(a) Fully depleted device and (b) partially depleted device. 
 
Fully depleted device: The cross section of a fully depleted device is shown in Figure 5.3 
(b). In a fully depleted device the thickness of the depletion region is greater than the Si 
film used to make the device. A positive charge on the gate can cause the depletion of 
carriers underneath it and hence the name fully depleted device.  
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Partially depleted device:  The cross section of a partially depleted device is shown in 
Figure 5.3(a). In a partially depleted device, the thickness of the depletion layer is much 
greater than the thickness of the Si film used to make the device. When a positive voltage 
is applied to the gate, all the carriers underneath it will not be depleted and an undepleted 
region exists under the gate as shown in Figure 5.3(a).  This undepleted region has a 
possibility of being charged due to switching transients of the device and causes the kink 
effect. The equivalent circuit schematic of a partially deplet d floating body device is 
shown in Figure 5.4. The floating body causes a parasitic NPN device to appear in  
 
Figure 5.4 Equivalent schematic of the floating body transistor 
parallel to the main transistor. An increase in the drain voltage c uses the electrons near 
the drain to form electron –hole pairs because of impact ionization. The electrons from 
these new electron-hole pairs are attracted to the drain and the holes get accumulated on 
the undepleted region i.e. the base. For small drain –source voltages this parasitic bipolar 
transistor usually remains off, but as the drain to source voltage is further increased the 
base voltage  of the bipolar transistor also raises turning the BJT device on and leading to 
an increase in current consumption and reduced ION/IOFF ratios or even total loss of 
control of the CMOS transistor. This phenomenon is reportedly observed around a VDS 




Figure 5.5 ID vs. VDS of a NMOS device showing the kink effect [51] 
The kink effect can be beneficial for the digital designs as it helps lower the switch 
resistance for a given value of VDS or harmful reducing the ION/IOFF ratios. High NMOS 
leakage kink can destroy the functionality if NOR gates at extreme temperatures. Note 
NMOS kink in the measured curves if Figure 5.5 at VDS equal 1.5V and ID ≈ 0,  This 
kinking is unacceptable for analog designs which relies on output resistance of the device 
for high self-gains and high circuit gains. 
 
5.3 Stacked transistors 
Figure 5.6 shows the schematic of a composite transistor made by stacking a high 
threshold (RN) device in series with a low threshold (NL) device. 
 
Figure 5.6 Schematic of the stacked transistor 
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The main motivation for using a series combination of transistors with different threshold 
voltages is to mitigate the kink effect.  The effective output resistance of this stacked 
cascode can be expressed as [54]:  
 Rcas= gm1ro1ro2+ro1+ro2 (5.4) 
 Where gm
1
,ro1 are the trans-conductance and output resistance of the RN device and ro2
is the output resistance of the NL device. For a given value of the VDS the RN and NL 
devices can be sized such that the RN device remains in saturation and serves as the main 
transistor in the signal path with the required self-gain and fT. The NL device is sized 
such that the VDS value of the RN device is always lower than 1.4 V and greater than 
VDSSat to prevent the lower RN from experiencing the kink effect. The stacked transistor 
configuration also helps reduce the off state leakage in digital design. For a zero input 
voltage at the gate of the stacked device and a high value of VDS, the intermediate node 
VM as shown in Figure 5.6 stays positive. The negative value of VGS causes the NL 
device to self –reverse bias itself and this reduces the sub-threshold leakage current. The 
upper NL devices are viewed as being sacrificial. Also of sum assistance a   large value 
of VDS is now split between the two transistors and the effective VDS across each 
transistor is much lower. This also mitigates the threshold voltage lowering caused by the 
DIBL effect. This stacked transistor configuration will be used in the design of the sub-
blocks for the Vee-squared controller. 
 
5.4 Control loop architectures 
A high temperature DC-DC buck converter has been designed for the following 





Table 5.1 Specification of the DC-DC converter system 
Specification Value 
Operating Temperature 0-275°C 
Input voltage range 15- 20V 
Output voltage range 1.5 to 1.8V 
Output Watts 2 W 
Regulation 2% 
Efficiency 80-90 % 
Stability(Phase margin) 75° 
 
A control loop is essential in the DC-DC converter to establish the proper feedback 
between the scaled version of the output and the input in order to achieve t e necessary 
accuracy at the output and the desired phase margin. The three main architectures that are 
used to implement the control loop architectures for the DC-DC converter are: 
(1) Voltage mode control  
(2) Current Mode control  
(3)  Vee- squared mode control 
 
5.4.1 Voltage mode Control 
The schematic of a voltage mode control of a buck converter is shown in Figure 5.7 
 
Figure 5.7  Schematic of the voltage mode control  of the buck converter[50] 
In the voltage mode control, the error amplifier compares the output or the scaled version 
of the output with a predetermined reference voltage to produce an error voltage. This 
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error voltage is used as the reference for the comparator which compares this with an 
artificially produced ramp. The ramp is usually produced by a V-I converter, and this 
current is integrated to produce a voltage ramp by the capacitor. The output of the 
comparator is a pulse width modulated waveform which is used to control the high side 
and low side switch in the buck converter. While the architecture for the voltage mode 
control is very simple and consists only of the error amplifier and the comparator as the 
main blocks in the feedback path additional compensation is still required to maintain 
stability to achieve the necessary phase margin. 
5.4.2 Current mode Control 
The schematic of the current mode control for a buck converter is shown in Figure 5.8 
 
 
Figure 5.8  Schematic of the current mode control [50] 
The error amplifier in the current mode control performs the same function as described 
in the voltage mode control. The reference ramp signal for the comparator in the current 
mode control scheme is derived from the inductor current. The current information from 
the inductor is converted to a voltage by using either a sense resistor or an isolation 
transformer [50]. The loop still needs to be compensated to achieve the n cessary phase 
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margin. The three main compensation schemes used to achieve stability of the control 
loop are: 
1. Type I compensation  
2. Type II compensation  
3. Type III compensation 
A detailed description of the type I , II and III compensation schemes for the DC-DC 
converter is given in [50, 55].Though the type II and III compensation schemes yield 
robust stability , implementing them requires extra components and increase the bill of 
materials of the system. In addition, since the transient behavior has to propagate through 
the error amplifier, the bandwidth of the error amplifier has to be high. High bandwidth 
for the error amplifier comes at an expense of increased power consumption and is 
undesirable. 
5.4.3 Vee –squared control  
 
Figure 5.9 Schematic of the vee-squared control loop [50] 
The schematic of a vee-squared control loop is shown in Figure 5.9. The vee- squared 
control mechanism consists of two loops. A slow feedback loop(SFB) where the DC 
information of the output or a scaled version of the output is fed to the error amplifier for 
establishing the error voltage. Any transient change that occurs at the load is sensed by 
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the ESR of the capacitor and fed directly to the comparator. The output of the comparator 
is given to R-S flip-flop which over rides the system clock to quickly respond to load 
changes. Since the error amplifier is out of the transient path, the response is only limited 
by the comparator delay, delay of the digital logic and the switch delay. This eases the 
requirement on the band width of the error amplifier and as a result it is much slower 
consuming less power. Compensation is still necessary to make the system stable to 
achieve the desired phase margin. The loop transfer function of the vee-squared 
controller is obtained by breaking the loop at the output node and applying a small test 
signal and measuring the ratio of the output to the test signal applied. The transfer 
function of the cascaded pair of comparator and the error amplifier can be expressed as  
 TF1= Ac.Ae (5.5) 
A simplified schematic of the cascaded pair of the error amplifier and comparator is 
shown in Figure 5.10  
 
Figure 5.10  Schematic of the cascaded pair of error amplifier and comparator [50] 
We can write [50] 




Where Ae= gm.ro and ζ = ro.Cc 
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Rearranging the above equation we have [50] 











 respectively. The 
small signal model of the switch along with the output filter is shown in Figure 5.11 
 
Figure 5.11  Equivalent circuit of the switch and LC filter in the on state [50] 




 The overall loop response is the product of the transfer functions TF1 and TF2 and the 
bode plot of the composite loop response is shown below. 
 
Figure 5.12  Bode plot of the loop response of the vee-squared controller 
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 By inserting a compensation capacitor at the output of the error amplifier, a LHP zero is 
realized in the overall transfer function. The location of this LHP zero is chosen to be 
about 1/10th the frequency of the LC filter. By choosing a proper capacitor and its 
associated ESR value, a 20 dB/dec roll off can be obtained around the unity gai  
frequency with sufficient phase margin.  
 
5.5 Voltage Reference 
A temperature independent voltage reference sets the DC accuracy of the DC-DC 
converter in steady state. Two reference voltages of 0.4V and 0.8V were established for 
the vee-squared controller. 0.4V was chosen as the reference value for the following 
reasons: 
(1)  Preliminary studies were conducted on the NG diode and resistors to find the useful 
region of operation. The figure below shows the I-V plots of the SN resistors in the 
peregrine 0.5 µm process. 
  
 








Figure 5.14  I-V plot of the PP resistor. 
 Figure 5.13 and Figure 5.14 indicate that linear ohmic region for the resistors are around 
0.45V. Beyond this region of operation, the resistors exhibit a voltage coefficient and are 
hence undesirable. The temperature coefficient of the SN resistors was found to be 
540ppm/ °C. The SN resistor was chosen for its lower temperature coefficient. 





Figure 5.15  ID-VD plot for the NG diode in the peregrine process 
99 
 
 The plot above also shows that the log linear range for the diode from 25°C to 275°C is 
around 0.45V.Based on this measured information, the voltage drop across the re istors 
and diodes was not allowed to exceed 0.4V. Figure 5.16 shows the schematic, layout and 
the measured results for the voltage reference. The chosen architecture and the design 
procedure is the same as described in the voltage reference section in chapter IV. The 
measured temperature coefficient of the reference voltage was found to be 143 µV/°C 






















































Figure 5.16 (a) schematic (b) layout and (c) measured results of voltage reference 
The measured results reported here are the first of its kind at such elevated temperatures. 
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These results demonstrate better temperature coefficient for the voltage reference in 
comparison with the existing solutions in the market.  
Table 5.2 Comparison of voltage references 
Vendor Temp-Co Range 
Cissoid [56] 350 µV/°C -30°C - 225°C 




Comparators and hysteretic comparators are used in the controller o perform under 
voltage lock out and duty clamp functions etc. The schematic and layout of the core 
comparator is shown in Figure 5.17 (a) and (b) respectively. The circuit was designed 
using PMOS transistors for the input pair to support lower common mode levels.  A set-





Figure 5.17 (a) Schematic of the comparator (b) layout of the comparator 
 Transistors MP1 and MP2 were sized to keep the 3 input referred offset to less than 
5mV based on the following equation: 
 Vos 3.10√WL (5.9) 
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Choosing a target VOS of 1.25 mV, the total gate area obtained was 576 µm
2.  A gate 
length of 3µm was chosen and the width was chosen to be 192 µm. This was 
implemented as 32 fingers of 6µm each. The comparator shown is a two stage circuit 
where the first stage is folded current cascode architecture and the second stage is a 
cascode stage. Since the output pair MP13-MP14 swings from 0 to 3.3V, the DS across 
these transistors is greater than 1.4V. The stacked configuration was used to prevent kink 
effect in these for these devices and MN10-MN11. To maintain the current mirroring 
accuracy, MP3-Mp4 and MP11-MP12 were also implemented as stacked pairs. The 
second stage consists of a simple cascode stage where the P side rail devices MP6-MP8 
were diode connected. This was necessary to achieve the differential to single ended 
conversion without kink errors. . Note MP10 and MN6 are sacrificial devices ensuring 
stage 2 gain and are allowed to kink. While the P side devices were diod  connected to 
achieve the necessary gate bias, the N side cascode devices were bias d from a separate 
leg of current. This was necessary as it was not feasible to have 4 diode connected 
transistors in a 3.3V supply. Again, transistors MP10 and MN6 implementd pair 
stacking to mitigate the kink effect. The comparator achieves a DC gain greater than 
80dB and a GBP of 2.3MHz while driving a 50pF load capacitance temperature.  These 
values of GBP and DC gain are sufficient in implementing the Ve-squared control. 
Figure 5.18 shows the measured results of the open loop gain, rise/fall times, rise/fall 
delay and offset voltage of the comparator. The rise/fall time and rise/fall delay were 







Figure 5.18 (a), (b) and (c) Measured results of the comparator 
5.7 Hysteretic comparator 
The hysteretic comparator is used to implement the under voltage lock out scheme in the 
Vee –squared controller. It can also be used as a control mechanism u der light load 
conditions. The popular ways of implementing the hysteresis function are: 
(1) Employing positive feedback around the comparator  
(2) Use of two separate comparators and an RS latch. 
While method (1) may be popular among the discrete circuits, realizing the positive 
feedback using resistors and the required high and the resulting reduction in switching 
performance makes it an impractical option. Additionally the resistor  consume large 
area. The second method was selected for implement the hysteresi  function as hystertic 
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comparator delay is limited by the delay of either analog comparator. The block diagram 
shown in Figure 5.19 and the measured results are shown in Figure 5.20.  
 
Figure 5.19  Block diagram of the hysteretic comparator 
 
Figure 5.20  Hysteresis plot versus temperature  
5.8 Error Amplifier 
The error amplifier is a critical building block of the DC-DC controller. It compares the 
scaled output voltage with a reference voltage to produce an output which will be used by 
the comparator for stabilizing the control loop. The schematic of the proposed error 




Figure 5.21 Schematic of the error amplifier 
Since the generated reference voltage is around 400mV, PMOS transistors have been 
chosen to implement the input differential pair. Based on the stability requirements of the 
control loop, the error amp has been designed for a GBP of 300Hz, an open loop gain 
greater than 60dB, and a slew rate of 300mV/µS. The size of the compensation capacitor 
planned for use in the control loop is 15nF. From the requirements of the GBP at a 
selected device an overdrive voltage of 200mV, the size of the input pair devices was 
found to be W/L = 4 @ 6µ/12µ. Again a folded current architecture along with additional 
cascoding and device stacking were employed similar to that described in the comparator. 
Operating on lower common mode voltages around 200mV (in the absence of MF1-MF5) 
can force transistor M0 in the triode region. This can severely affect the output 
impedance and gain of the OTA. A feedback boost amp consisting of transis ors MF1-
MF5 compensates for the anticipated loss of gain when the output swing forces MC1 into 
the triode or linear region. The dimensions of the gain boosting amplifier (MF1-MF5) are 
chosen similar to the input pair and current folding devices of the error amplifier ensuring 
matched behavior.  The layout and the measured results of the error amplifier are shown 










Figure 5.23  Measured parameters of the error amplifier 
The measured open loop gain tends to be slightly higher than the simulated values. This 
is because the design is based on a constant overdrive voltage method. Also, the stacked 
devices used in the error amplifier kink less with an increase in temperature. This 
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increases the overall gain of the error amplifier. The peregrine models do not reflect the 
kink behavior at such high temperatures. The GBP of the error amplifier matches well the 
simulated values. This is because the mobility of the devices reduces with an increase in 
temperature.  
Summary 
In this chapter the peregrine SOS/SOI process was introduced outlining its advantages 
and disadvantages over the bulk process. The differences between the fully d pleted and 
partially depleted devices have been introduced and the root cause of the kink effect in 
partially depleted devices has been traced. The stack transistor structure has been used as 
single composite device in analog circuits to mitigate the kink effect and achieve the 
desired performance. The design and development of various blocks for a DC-DC buck 
converter capable of operating up to 275°C is presented. The control circuitry design is 
based on the Vee-square control mechanism. A temperature independent voltage 
reference providing a high impedance output of 0.4V and 0.8V has been designed using 
the NG diodes and SN resistors. The measured temp-co was found to be 143 µV/°C. A 
comparator and hysteretic comparator have also been designed to be operational at 
275°C. The comparators have a common mode range from 0.3V to 2.2 V with a 
propagation delay of less than 100 nS for a 50 mV overdrive voltage. The measured 
rise/fall time for a 50pF load capacitance is less than 20 nS. An error amplifier used in the 
main feedback loop has also been designed and tested. The error amplifier has a GBP of 





This chapter describes the test and measurement results of the power harvesting 
front end. Two pad frames have been designed and fabricated in the IBM 180nm RF-
process. The pad frames consist of the following circuits: 
(1) Padframe-1: A RF-DC converter with the matching network and a 
programmable bias current source. 
(2) Padframe-2: A full circuit comprising a matching network, RF-DC 
converter, LDOs and demodulator. 
Section 6.1 describes the test procedure for Padframe-1 which includes variation of VDD 
with respect to load current and input power. Section 6.2 describes the tet procedure for 
padframe-2 and measures the voltage reference and regulated voltages f the two LDOs 
versus input power followed by the testing of the demodulator. Section 6.3 concludes the 
chapter along with future work mentioned in section 6.4. 
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6.1 Test procedure for pad frame-1 
 
Figure 6.1 Chip micrograph of the Padframe-1  
Figure 6.1 shows the chip micrograph of Padframe-1 and Table 6.1 contains the pad 
information. 
Table 6.1 Description of the pad frame -1 
Pad name/ No. Type Label Description 
GSG Input GSG 
Input to circuit connecting the 
network analyzer 
1 NC - No connection 
2 NC - No connection 
3 Output VDD 
DC Voltage of the 
RF-DC converter  
4 NC - No Connection 
5 Input VS Connection to the bias resistor 
6 Input VR Connection to the bias resistor 
7 Ground Gnd 0V ground connection 
 
 
The following tests were performed on pad-frame 1:  
TEST 1: To study the relationship of the rectified DC voltage versus load current of the 
matched RF-DC converter. 
Test equipment used: HP 8720D network analyzer and HP 4155A function generator. 
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Test Procedure: The input power was supplied to the circuit by the connecting the GSG 
input pad to the 8720D network analyzer and was held constant at -3 dBm(500µW). The 
entire current consumed by the RFID sensor system was mimicked by a programmable 
current source. The current in the programmable current source was varied from 0µA to 
54 µA in steps of 10µA and the DC voltage was recorded using the HP 4155A. A total of 














VDD vs. IL @ Pin = -3dBm
VOUT
 
Figure 6.2 Unregulated voltage versus load current at constant input power 
For a peak load current of 54µA, the unregulated voltage developed is 780mV. This 
value of VDD is just sufficient to power the voltage reference and the LDOs. The average 
1σ value obtained from the measurement at any load current is 0.008447 V. 
TEST 2: To study the relationship of the rectified DC voltage versus input power at a 
constant load current. 
Test equipment used: HP 8720D network analyzer and HP 4155A function generator. 
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Test Procedure: The input power was supplied to the circuit by the connecting the GSG 
input pad to the 8720D network analyzer and was swept from -4 dBm (400 µW) to 0 
dBm( 1mW) in steps of 1 dBm. The load current was held at constant values of 54 µA( 






















Figure 6.3  Unregulated voltage versus input power at constant load current 
Figure 6.3 shows the plot of the unregulated voltage versus input powerat constant load 
currents of 54µA and 27µA.  The difference between the two VDDs in at any given power 
level is about 125mV and is consistent with Figure 6.2. The RF-DC converter has a 
measured start-up time of 1µS and the ripple on the unregulated VDD is 4mV at an input 
power of -3 dBm (500µW) and a load current of 54µA. 




Figure 6.4 Chip micrograph of the Padframe-2 
Figure 6.4 shows the chip micrograph of Padframe-2 and Table 6.2 contains the pad 
information. 
Table 6.2 Description of the pad frame- 2 
Pad name/ No. Type Label Description 
GSG Input GSG 
Input to circuit connecting the 
network analyzer 
1 Input/output VDDA Output of the RF-DC converter 
2 Output VOUT_REG Regulated output of LDO1 
3 Output VDD_FSM Regulated output of LDO1 
4 Input VDD_1P2 1.2V supply for the pad driver 
5 Input VDD_0P7 0.7V supply for the pad driver 
6 Output DEMOD_OUT Demodulator output 
7 Output POR Power on reset signal 
8 Output VREF_535 535 mV reference voltage 
9 Output VREF_400 400mV reference voltage 
10 Output VREF_135 135mV reference voltage 
11 Input DEMOD_IN Demodulator input 
 
 
TEST 1: To study the relationship of the voltage reference versus input power. 
Test equipment used: HP 8720D network analyzer and HP 4155A function generator. 
Test Procedure: The input power was supplied to the circuit by the connecting the GSG 
input pad to the 8720D network analyzer and was swept from -4 dBm (400 µW) to 0 
dBm( 1mW) in steps of 1 dBm. The load current was held at constant values of 54 µA( 
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full load ) and 27 µA( 50 % load) using the HP 4155A. The reference voltage was 






















Figure 6.5  Reference voltage versus input power 
At -4dBm of input power, there is insufficient VDD developed to power the voltage 
reference or LDOs etc. In the power range from -3dBm to -1dBm regulation is 
maintained and the voltage reference accuracy is 5.7bits and 6.34 bits at-3dBm and 
0dBm respectively. This happens for the following reasons: in Figure 4.1 the node“VB2” 
is biased from a current source whose current is overly dependent on VDD. As VDD rises, 
bias current also increases and causes a change in the early voltage of transistors MP7, 
MP13, MP15, MP17 and MP19.This results in a power supply rejection ratio (PSSR) error in 
the value of VREF. The measured results have a 1σ value of 0.00276 V. 




Test equipment used: HP 8720D network analyzer, HP 4155AA function generator, 
voltmeter and resistors to set the load current. 
Test Procedure: The input power was supplied to the circuit by the connecting the GSG 
input pad to the 8720D network analyzer and was swept from -4 dBm (400 µW) to 0 
dBm( 1mW) in steps of 1 dBm. HP 4155A was used to complete the ground connecti  
to the circuit and the regulated voltage of the two LDOs was measur d using the 

























Figure 6.6  Regulated voltage versus input power 
Figure 6.6 suggests that the rate of increase of VDD, REG1 and VREG2 beyond -1dBm is 
around 150mV/dBm. At this rate, the projected maximum VDD of 1.8V would be reached 
at +3dBm input power. Any increase in input power beyond this point would damage the 
nominal devices used in this process. In order to prevent this from happening, an over 
voltage protection circuit i.e. shunt regulator must be added to limit the maximum VDD to 
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safe limits. This feature need not come at a significant increase in LDO or RF to DC 
power. 
TEST 3: To study the relationship of the regulated voltage of the LDOs versus VDD. 
Test equipment used: HP 4155A function generator, voltmeter and resistors to set the 
load current. 
Test Procedure:   The RF-DC converter was disconnected from the rest of the circuit and 
the two LDOs were powered directly from pad -1.VDD was varied from 0 V to 1.5 V in 
steps of 0.1V and the measurements for VREG1 and VREG2 have been made at pad-2 and 
pad-3. 
 





























Figure 6.8  Regulated voltage of LD0-2 versus VDD 
Figure 6.7 and Figure 6.8 indicate that below 0.75V, there is not sufficient VDD 
developed to establish a reference voltage of 0.4 V and hence the two LDOs are out of 
the regulation range. The required voltages of 0.7V for LDO1 and 0.4V for LD02 are 
established around a VDD of 0.75V.  Regulation is maintained in the VDD range from 
0.75V to 1.2 V. Results from Figure 6.7 and Figure 6.8 is consistent with the results of 
Figure 6.2 and Figure 6.3.  A VDD value of 0.75 V is developed while supporting a 54µA 
load current at -3dBm input power level. 
Table 6.3 Power consumed by individual blocks 






RF-DC converter PRFDC Input power -3 dBm(500 µW) 
Voltage reference PVREF 0.9 8 7.2 
LDO1 PLDO1 0.9 7.5 6.75 
Feedback ladder PFB 0.7 8 5.6 
LDO2 PLDO2 0.9 3.6 3.24 



























Table 6.3 shows the power consumed by the individual circuit blocks of the powr 
harvesting front end. The total current consumed by the individual blocks is 28.1µA 
while the power consumption is 23.49µW. The system has been designed for a total load 
current of 54µA, indicating that 26µA is available for the signal conditioning circuitry 
blocks. Out of the 26µA available for the signal conditioning circuitry, the memory 
consumes 5µA current from a 0.4V regulated supply and the ADC , band pass amplifier 
together have 21µA available from the 0.7V regulated supply. Harvesting efficiency can 
be defined as the ratio of the total harvested power to the total available input power. At -
3dBm (500µW) of input power, the unregulated DC voltage developed is around 0.78V 
and the circuit can handle 54µA load current making the total harvested power 42.1µW. 
 ηvwxyez{e| *  P}~#P * 42.1500 * 8.42% (6.1) 
The total power consumed by all the blocks can be expressed as: 
 PTOTAL= PRFDC+ PVREF+PLDO1+PLDO2+PFB+PDEMOD+PSIGNAL (6.2) 
Equation (6.2) can be re-arranged as:  
 PTOTAL= PLOSS+ POVERHEAD+PSIGNAL' (6.3) 
where 
  PLOSS *PRFDC (6.4) 
and  
  POVERHEAD *PLDO1+PLDO2+PFB (6.5) 
Where PLOSS represents the IDVD loss in the RF-DC converter and POVERHEAD is the 
combined loss in the two LDOs and the feedback ladder. PSIGNAL
' can be expressed as:  
 PSIGNAL
'=PVREF+PANALOG+PMEMORY (6.6) 
Where PVREF is the power consumed by the voltage reference, PANALOG is the power 
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consumed by the analog circuits and PMEMORY is the power consumed by the memory. 
Since the LDOs and the signal conditioning circuit consume power from the same node 
i.e. the unregulated VDD obtained from the RF-DC converter, we define the useful power 
conversion efficiency i.e.  “LDO efficiency” as the ratio of PSIGNAL
' to PHARVEST and can 
be written as:  
 ηd *  ILDO
ILDO>ISIGNAL (6.7) 
Substituting the values of PSIGNAL
' and PHARVEST in equation (6.7) , we find that the LDO 
conversion efficiency to be:  
 ηd *  18.3
18.3 + 26
* 40.92% (6.8) 
PTOTAL must be kept the under target 100µW limit in order to avoid tissue heating. To 
maximize the useful power available for the signal conditioning circuitry, i.e. PSIGNAL
', 
losses in the RF-DC converter PRFDC and POVERHEAD must be minimized. For an “N” stage 
RF-DC converter, the total losses can be expressed as NIDVD. The losses can be 
minimized by having a single stage RF-DC converter and a low VD for the schottky 
diode. Having a low VD also maximizes the final out put voltage as mentioned in chapter 
II. The CMRF180nm IBM process only supported n type schottky diodes when this work 
was initiated but have since added more efficient p type schottky The P-type schottky 
diode that has a lower VD of 0.12V in comparison with a n-type schottky diode but more 
important a lower VD for the same fT. The second generation design of this work will 
feature the design of the RF-DC converter with the P-type schottky diodes. 
POVERHEAD represents the power consumed by the two LDOs and the feedback ladder. The 
present value of POVERHEAD is 15.6µW. By reducing the quiescent current consumption in 
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the LDO1, by a factor of 2 and replacing the feedback ladder with either MOS connected 
diodes or un-doped poly resistors, this value can be reduced to 8µW. 



















3 0-5 1 0-10 
Sarpeshkar 950 0.18µm 
Bulk 
Shunt MOS  2 0-5 4 16-23 




16 0-3 1-8 4-8 




4 0-1 2 5-10 
This work 2450 0.18 bulk Series Schottky 
diode 
1 0.65-1.3 10-54 7.5-10 
 
Table 6.4 represents the comparison of this work with other works found in the literature. 
The work done by authors Curty, Barnett and Shameli is intended for commercial RFID 
applications only. The load current in these works comprises only of digital circuitry like 
the memory and is less than 10 µA. This work is the first of its kind in implementing a 
power harvesting front end with a series matching network and single stage RF-DC 
converter. More significant in this work is a complete power system for a smart 
RFID and including harvesting, regulation, and dual analog/digital regulators. The 
load current range supported is from 10µA to 54µA. The overall efficiency obtained 
in this work is comparable with the other works as shown in Table 6.4 with the 
exception of Sarpeshkar which is switch transistor with using complex body biasing. 
 TEST 4:  To study the working of the demodulator circuitry. 
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Test equipment used: Tektronix 1180B digital sampling scope, Rhode and Schwartz AM 
function generator, Agilent 33250A function generator, HP 4155A and Agilent infi ium 
scope. 
Test Procedure:  A double sideband amplitude modulation signal that contains both the 
carrier and data was created to the test the demodulator. The data signal was created 
using the Agilent 33250A function generator and modulated using the Rhode and 
Schwartz function generator to create the DSB-AM wave. The DSB-AM wave was 
connected to the input of the demodulator using the GSG input. HP4155A was used to 
power to the demodulator at pad-2 and the pad drivers at pads 4 and 5 respectiv ly. The 
output of the demodulator was measured from pad-6 using the Agilent infiium 
oscilloscope. A picture of the DSB - AM wave is shown in Figure 6.9. 
 
Figure 6.9 Double side band AM wave 
 
The Gen-2 RFID standard defines the modulation  index as follows[57] 
 m= A-B
A
 * 1  BA (6.9) 
Typical values of “m” for the Gen -2 RFID standard range from 80% to 100%. To test the 
demodulator, we choose a conservative value of  B
A
 = 0.3, setting m = 70% in the Gen-2 
Standard. Figure 6.10(a) - Figure 6.10(d) represent the output of the demodulator for 










Modulation index (%) 
Figure 6.10 (a) 100  600 70 
Figure 6.10 (b) 100 900 70 
Figure 6.10 (c) 450 600 70 







Figure 6.10 Demodulator outputs 
The signal frequencies chosen for the test were 100 KHz and 450 KHz due to  limitation 
of the test equipment Rhode and Schwartz to modulate signals only up-to 500 KHz. The 
carrier frequency was chosen to be 600MHz and 900 MHz based on the discussion in 
chapter IV where 600MHz is a conservative number and 900 is Gen-2 Standard. 
6.3 Concluding Remarks 
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A power harvesting front end complete with LDOs, voltage reference, and demodulator 
suitable for operating at 2.45GHz for neural/biosensor applications capable of  harvesting 
greater than 40µW at – 3dBm of RF signal levels was presented.  Rgulated supplies of 
700mV and 400mV supporting 54uA of total load current heavily weighted for analog 
signal conditioning, a Gen2 compatible  demodulator and 400mV voltage reference have 
been demonstrated. Measured results are within the process skew parameters of ± 10% 
with exception of the voltage reference PSRR. Maximum measured regulated output 
voltage range for the LDOs is from -3dBm to -1dBm and with effici ncies greater 8.5%. 
Harvesting efficiency compares favorably to previous works in Table 6.4.   The harvester 
system presented here is a full functioning regulated power system were an order of 
magnitude of greater power suitable for powering for signal acquisition and data 
transmission. 
The following papers have been submitted and published during the course of this work: 
Journal paper: 
(1) S.Venkatarman , C.Hutchens , R.Renakker II, Tamer Ibrahim and Rehan Ahmed, 
“ A 2.45GHz Power Harvesting Front End for Neural applications” draft in 
preparation to be submitted to the IEEE Transactions in circuits and systems –I  
Conference Publications: 
(1) C.Hutchens, R.Renakker II , S.Venkatarman , Rehan Ahmed, R.Liao and 
S.Ibrahim : “Implantable Radio Frequency Identification Sensors: Wireless  
Power and Communication,”  33rd Annual  International Conference of  the IEEE 
Engineering in Medical and Biological Society , Boston ,MA , 2011.( Accepted) 
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(2) S.Venkatarman and C.Hutchens , “ RF-Front end for wireless powered neural 
applications”, 51st Midwest Symposium on Circuits and 
Systems,Knoxville,TN,2008.( Accepted) 
6.4 Future Work 
In this work we have demonstrated a power harvesting front end capable of harvesting up 
to -3dBm (500µW) of power and delivering a 0.7V and 0.4V regulated supply voltages 
while supporting a 54µA load current. In order harvest even lower power levels up to -6 
dBm (250 µW) inside the human body the following changes are proposed for the second 
generation front - end design: 
(1)  Matching network: One of the main reasons for choosing 2.45 GHz frequency of 
operation is the feasibility of small size passive elements ad antenna for the matching 





-1. This equation assumes that Qind of the series inductor has a value 
greater than QNW. In the 180nm IBM process, Q values of the inductor required to match 
the RF-DC converter are in the range from 3-5.  A high Q inductor is desirable as it helps 
boost the voltage at the input of the RF-DC converter without any power l ss. The series 
inductor can be absorbed in the antenna design which will be made on a biocompatible 
flexible PCB. Inductors made on the PCB have much higher Qs compared to on chip 
inductors and the overall frequency of operation can be brought down frm 2.45GHz to 
900MHz.  Another solution is to use DM metal option for the inductors in the IBM 
process. Inductors manufactured with DM metal option have slightly higher Qs compared 
to the LM metal option in the standard design kit. This option however comes at an 
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increased cost of wafer production. 
(2) RF-DC converter: The output of the RF-DC converter as mentioned in chapter II 
is given as VOUT= 2N (VP-VD. The output voltage can be maximized by the following 
ways: (1) increasing the number of stages (2) maximizing VP and (3) minimizing VD. VP 
can be maximized by increasing the Q of the matching network and VD can be minimized 
further by choosing a different switch in the RF-DC converter. During the 
implementation of the first generation design of the power harvesting front end, the 
choice of switches was limited to N-Schottky diodes and MOS devices. The IBM 180nm 
process has been supplemented with an additional P-type schottky diode whose VD is 
around 120mV. Proper sizing of the P-type Schottky diodes ensures adequate fT and 
lower VD thus maximizing the output of the RF-DC converter with a fewer number of 
stags. By increasing the number of stages in the design to 4 and ch ging the switch to a 
P-type schottky device, power levels up-to -6 dBm can be harvested. Increasing the 
number of stages can however pose a risk of developing excessive voltage as the input 
power levels increase. A proposed solution is to add a shunt regulator that dumps the 
extra power to ground and prevents the output of the RF-DC converter from exceeding 






Figure 6.11 Schematic of the limiter 
Figure 6.11 shows the schematic of the proposed limiter circuit. It consists of the crude 
MOS reference of 0.4V, a shunt regulator and an auxiliary regulator circuit. The crude 
MOS reference is designed in such a manner that VREF has a rise time nearly equal to that 
of the unregulated VDD. This value happens to be around 1µS. R2 and R3 have been sized 
such that V1 = 0.4V when VDD has reached 1V as follows: 




This gives VGS14 sufficient strength to turn on and pull the VDD node lower, dumping the 
extra power to ground. An auxiliary regulator is added to assist the main regulator in 
preventing the VDD node from rising beyond 1.5V. R4 and R5 have been sized such that 
 V2=  R5
R4+R5
 1.2 = 0.6 V 
(6.11) 
 and  
 V3= VDD-IREFR6 (6.12) 
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As VDD rises even further, the current in transistors M19 and M17 increases and is 
mirrored to the main shunt regulator. This causes the VGS of M14 to further increase and 
pull the VDD node further preventing it from reaching the target 1.8V. 
(3) LDO and voltage reference:  The quiescent current consumption of the LDOs is to 
be reduced from 2.45µA to 1.2µA in the both the designs. The feedback ladder for the 
LDO is to be replaced with un doped poly resistors or MOS devices. In the second 
generation design, the total power consumed by the front end blocks is rede igned as 
follows to 15µW. 
 PFRONTEND* PVREF+PLDO1+PLDO2+PFB+PDEMOD (6.13) 
 PFRONTEND= 0.9*8+3.6*0.9+3.6*0.9+1*0.7+1*0.7=15µW (6.14)
To increase the PSRR of the voltage reference, it is proposed to rplace the biasing of the 
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Findings and Conclusions:   
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been demonstrated. Measured results are within the process skew parameters of ± 10% 
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8.4%. The harvester system presented here is a fully functioning regulated power system 
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